Split-level CMOS
First Claim
Patent Images
1. A CMOS integrated circuit, comprising:
- (a) a single crystal semiconductor substrate;
(b) a field oxide defining a moat in said substrate;
(c) a continuous layer of semiconductor material contacting said substrate and extending over said field oxide, said layer forming a single crystal extension of said substrate in the regions contiguous thereto and forming a semiconductor device quality portion in the regions contiguous to said field oxide;
(d) an insulated gate field effect transistor formed in said extension of said substrate of a predetermined channel conductivity type;
(e) an insulated gate field effect transistor formed in said layer over said field oxide of the opposite channel conductivity type; and
(f) a source/drain region of one of said transistors being contiguous to a source/drain region of the other of said transistors.
0 Assignments
0 Petitions
Accused Products
Abstract
A CMOS device wherein the NMOS devices are bulk devices and the PMOS devices are SOI devices. The PMOS devices are formed with their channel regions in a silicon-on-insulator layer, preferably a laterally recrystallized annealed-polysilicon layer over a silicon dioxide layer.
-
Citations
6 Claims
-
1. A CMOS integrated circuit, comprising:
-
(a) a single crystal semiconductor substrate; (b) a field oxide defining a moat in said substrate; (c) a continuous layer of semiconductor material contacting said substrate and extending over said field oxide, said layer forming a single crystal extension of said substrate in the regions contiguous thereto and forming a semiconductor device quality portion in the regions contiguous to said field oxide; (d) an insulated gate field effect transistor formed in said extension of said substrate of a predetermined channel conductivity type; (e) an insulated gate field effect transistor formed in said layer over said field oxide of the opposite channel conductivity type; and (f) a source/drain region of one of said transistors being contiguous to a source/drain region of the other of said transistors. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification