×

Frame buffer memory

  • US 4,755,810 A
  • Filed: 04/05/1985
  • Issued: 07/05/1988
  • Est. Priority Date: 04/05/1985
  • Status: Expired due to Term
First Claim
Patent Images

1. An apparatus, responsive to control, address and data signals from a computer, for storing pixel data representing a screen image consisting of rows and columns of pixels, each pixel having display attributes controlled according to associated stored pixel data, said apparatus comprising:

  • a random access memory comprising addressable storage locations, each storage location being fixedly associated with a separate horizontally contiguous set of said pixels, each storage location storing a pixel data word comprising pixel data controlling display attributes of said pixels associated with said storage location;

    an input/output controller for storing an address conveyed from said computer by said address signals, for addressing a storage location in said random access memory in accordance with said stored address, and for selectively incrementing/decrementing first and second portions of said stored address in accordance with ones of said control signals, said pixel data words being stored in said random access memory at storage locations such that when said first portion of said stored address is selectively incremented/decremented, a new storage location addressed in accordance with said stored address is associated with a first set of pixels horizontally adjacent to a second set of pixels associated with a storage location last addressed by said stored address, and such that when said second portion of said stored address is selectively incremented/decremented, said new storage location addressed in accordance with said stored address is associated with a third set of pixels vertically adjacent to said second set of pixels; and

    a data controller repsonsive to others of said control signals for reading pixel data words stored in said random access memory at storage locations addressed by said input/output controller, and for writing pixel data words into said ramdom access memory at storage locations addressed by said input/output controller.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×