CMOS latch-up recovery circuit

• US 4,761,702 A
• Filed: 11/20/1986
• Issued: 08/02/1988
• Est. Priority Date: 04/22/1986
• Status: Expired due to Term

• Current Assignee: Mitel Networks Corporation
• Original Assignee: Zarlink Semiconductor Inc. (Microchip Technology Incorporated)
• Inventors: Pinard, Jim
• Primary Examiner(s): Pellinen, A. D.
• Assistant Examiner(s): DEBOER, TODD
• Application Number:
  US06/932,405
• Time in Patent Office: 621 Days
• Field of Search: 361/18, 361/56, 361/74, 361/75, 361/86, 361/89, 361/91, 361/78, 363/21, 363/26, 363/56, 363/79, 363/80, 363/78
• US Class Current: 361/18
• CPC Class Codes: H02H 7/1213 for DC-DC converters
• CPC Class Codes: H02M 1/32 Means for protecting converters other than automatic disconnection
• CPC Class Codes: H02M 3/33523 with galvanic isolation between input and output of both the power stage and the feedback loop

Abstract

An overcurrent shut down circuit for use in a switching regulator power supply comprised of circuitry for detecting the average current of a pulse width modulated input signal, comparing the average current with a predetermined threshold level and reducing the duty cycle of the pulse width modulated signal to zero thereby shutting off the power supply, in the event the detected current exceeds the threshold level, indicating excess current being drawn from an output circuit of the supply. Time delay circuitry is provided for resetting the shut down circuit and restoring the regulator to normal operation after a predetermined amount of time as elapsed subsequent to the power supply being shut down. The overcurrent shut down circuit provides for recovery from CMOS latch-up and other excess current drawing fault conditions without requiring that the power supply be manually turned off. The circuit is of straightforward and inexpensive design and occupies very little circuit board area.

Claims

1. In a switching regulator including an input circuit for receiving an input signal, means for pulse width modulating said input signal thereby generating a modulated input signal, means for coupling said modulated input signal to an output circuit, thereby forming an output signal having a D.C. voltage level proportional to the duty cycle of said modulated input signal, means for monitoring said output signal and generating an error signal for application to a D.C. feedback circuit in response thereto, and means for receiving said error signal from said feedback circuit and varying the duty cycle of said modulated input signal in proportion to variations in the D.C. level of said error signal;

an overcurrent shut down and recovery circuit, comprised of;

(a) means for detecting the average D.C. level of said modulated input signal and generating an average D.C. input signal in response thereto,

(b) means for comparing said average D.C. input signal with a predetermined threshold signal and connecting said feedback circuit to ground potential in the event said average D.C. input signal is greater than said threshold signal,

whereby the duty cycle of said modulated input signal is reduced to zero thereby reducing the D.C. voltage level of said output signal to zero volts, and

(c) time delay means for removing said feedback circuit from ground potential after a predetermined delay time, thereby reapplying said error signal to said means for varying the duty cycle of said modulated input signal, and restoring the D.C. voltage level of said output signal to a normal level.

2. An overcurrent shut down circuit as defined in claim 1, wherein said means for comparing is comprised of a first comparator having a first input connected via low pass filter circuitry to said means for pulse width modulating the input signal, a second input cnnected to a source of said predetermined threshold signal, and an output connected to said time delay circuitry;

and a second comparator having a first input thereof connected to said output of the first comparator and said time delay circuitry, a second input thereof connected to a source of reference voltage, and an open collector output thereof connected to said feedback circuit.

3. An overcurrent shut down circuit as defined in claim 1, wherein said time delay means is comprised of a resistor capacitor circuit for generating said predetermined delay time sufficient for said output circuit to restoring from a CMOS latch-up condition prior to restoring the D.C. voltage level of said output signal to the normal level.

4. An overcurrent shut down circuit as defined in claim 1, further including open collector output means for applying a high impedance to said feedback circuit during normal operation of the regulator.

5. An overcurrent shut down ciruit as defined in claim 4, wherein said means for comparing is comprised of a first comparator having a first input connected via low pass filter circuitry to said means for pulse width modulating the input signal, a second input connected to a source of said predetermined threshold signal, and an output connected to said time delay circuitry;

and a second comparator having a first input thereof connected to said output of the first comparator and said time delay circuitry, a second input thereof connected to source of reference voltage, and an open collector output thereof connected to said feedback circuit.