×

Sample hold circuit

  • US 4,801,823 A
  • Filed: 09/02/1987
  • Issued: 01/31/1989
  • Est. Priority Date: 09/10/1986
  • Status: Expired due to Fees
First Claim
Patent Images

1. A sample hold circuit for sampling an analog input signal by use of a sampling pulse having a predetermined sampling frequency and holding and outputting the sampled level of said analog input signal for a predetermined period, said sample hold circuit comprising:

  • (a) mode selecting means for selecting one of a hold mode and a follow mode in response to said sampling pulse, said analog input signal being inputted via an input terminal and sampled in response to said sampling pulse, an output signal which follows said analog input signal being outputted therefrom in response to selection of said follow mode by said sampling pulse, wherein the mode selecting means includes a variable gain voltage-to-current converting means which converts an input voltage of said analog input signal into a current corresponding to the level of the input voltage and outputs the converted current as said output signal, the conversion gain of the converting means being determined in accordance with the level of the sampling pulse; and

    (b) an integration circuit means for holding and outputting the output signal of said mode selecting means via an output signal terminal, sampled level of said analog input signal being outputted from the integration circuit means in response to selection of said hold mode by said sampling pulse.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×