High accuracy direct reading capacitance-to-voltage converter

• US 4,806,846 A
• Filed: 07/06/1987
• Issued: 02/21/1989
• Est. Priority Date: 07/06/1987
• Status: Expired due to Term

• Current Assignee: George L. Kerber
• Original Assignee: George L. Kerber
• Inventors: Kerber, George L.
• Primary Examiner(s): Eisenzopf, Reinhard J.
• Assistant Examiner(s): Miele, Anthony L.
• Application Number:
  US07/070,342
• Time in Patent Office: 596 Days
• Field of Search: 324/60 CD, 324/60 C, 324/60 R
• US Class Current: 324/678
• CPC Class Codes: G01R 27/2605 Measuring capacitance capacitive sensors G01D5/24

Abstract

A relatively simple circuit for implementing a low-cost, low power, highly accurate capacitance-to-voltage converter by which to measure the unknown capacitance of a capacitor. The circuit is characterized by the ability to eliminate error due to stray capacitance sources. The circuit is implemented by a crystal controlled clock generator which produces multi-phase clock signals to control the operation of a pair of series connected field effect transistors and a buffer amplifier. The field effect transistors are alternately switched on and off to periodically charge and discharge the capacitor under measurement between a source of reference potential and the inverting input terminal of a precision operational amplifier. The output voltage of the operational amplifier tracks the capacitance of the capacitor under measurement, such that an accurate indication of its capacitance is obtained by merely reading the output of the operational amplifier.

Claims

1. A circuit for providing an accurate measurement of the capacitance of a capacitor, said circuit comprising:

clock signal generator means for providing a signal which alternates between relatively high and low signal levels, said signal generator means interconnected with a first plate of said capacitor to supply said clock signal thereto;

operatonal amplifier means having first input terminal means connected to a summing node, second input terminal measn connected to ground, and output terminal means providing an output voltage signal, said capacitor being discharged into said summing node at the first input terminal means of said operational amplifier means; and

means for successively charging and discharging said capacitor as said clock signal alternates between relatively high and low signal levels, said charging and discharging means including switch means connected between the second plate of said capacitor and said summing node;

the magnitude of the voltage signal at the output terminal means of said operational amplifier means providing a measurement of the capacitance of said capacitor.

2. The circuit recited in claim 1, wherein said means for charging and discharging said capacitor also includes a buffer amplifier connected between said clock signal generator means to receive said clock signal therefrom and the first plate of said capacitor for charging said capacitor each time that said clock signal is at the relatively high signal level, the closure of said switch means discharging said capacitor into said summing node each time that said clock signal is at the relatively low signal level.

3. The circuit recited in claim 1, further comprising a charge catching capacitor connected to the first input terminal means of said operational amplifier means to reduce the amplitude of switch transients from said switch means and thereby prevent the saturation of said operational amplifier means.

4. The circuit recited in claim 1, wherein said switch means includes at least one multi-terminal semiconductor device having a conduction path connected between the second plate of said capacitor and said summing node at the first input terminal means of said operational amplifier means.

5. The circuit recited in claim 4, wherein said multi-terminal semiconductor device is a field effect transistor having a pair of conduction path terminals and a control terminal.

6. The circuit recited in claim 5, wherein said switch means comprises a pair of said field effect transistors having their respective conduction paths connected in electrical series between the first input terminal means of said operational amplifier means and ground.

7. The circuit recited in claim 6, wherein said clock signal generator means is connected to the respective control terminals of said pair of field effect transistors to control the operations thereof.

8. The circuit recited in claim 7, wherein said clock signal generator means supplies multi-phase clock signals.

9. The circuit recited in claim 6, wherein said clock signal generator means applies non-overlapping multi-phase clock signals to the respective control terminsla of said pair of field effect transistors, such that one of said transistors is rendered conducting while the other transistor is rendered non-conducting, and vice versa, for successively charging and discharging said capacitor.

10. The circuit recited in claim 1, wherein said clock signal generator means includes a crystal controlled oscillator.

11. THe circuit recited in claim 1, further comprising an RC low pass filter connected between the output terminal means and the first input terminal means of said operational amplifier means.

12. The circuit recited in claim 1, further comprising a resistor connected between a source of reference potential and the first input terminal means of said operational amplifier means to provide for offset compensation of the output terminal means of said operational amplifier means.

13. A capacitance-to-voltage converter circuit for providing an accurate measurement of the capacitance of a capacitor, said circuit comprising:

clock means for supplying a clock signal which alternates between relatively high and relatively low voltage levels;

operational amplifier means having input and output terminal means; and

means for successively charging and discharging said capacitor including a buffer amplifier interconnected between said clock means and one plate of said capacitor for charging said capacitor during a first portion of the clock signal, and multi-terminal semiconductor switch means interconnected between said operational amplifier means and the second plate of said capacitor for discharging said capacitor to the input terminal means of said operational amplifier means during a second portion of the clock signal;

the magnitude of the voltage at the output terminal means of said operational amplifier means providing a measurement of the capacitance of said capacitor.

14. The circuit recited in claim 13, wherein said clock means includes a crystal controlled oscillator.

15. The circuit recited in claim 14, wherein said clock means also includes a non-overlapping clock generator which is driven by the output of said crystal controlled oscillator.

16. The circuit recited in claim 13, wherein the input terminal means of said operational amplifier means comprises an inverting input terminal connected to said semiconductor switch means at a virtual ground and a non-inverting input terminal connected to ground.

17. The circuit recited in claim 16, wherein said semiconductor switch means comprises a pair of field effect transistors having their respective conduction paths connected in electrical series between the inverting input terminal of said operational amplifier means and ground, said clock means being connected to the respective control terminals of said pair of field effect transistors to control the operation thereof, and the second plate of said capacitor being connected to the series node between said pair of field effect transistors.

18. The circuit recited in claim 17, wherein said clock means also applies non-overlapping clock signals to the respective control terminals of said pair of field effect transistors, such that one of said transistors is rendered conducting while the other transistor is rendered non-conducting, and vice versa, for successively charging and discharging said capacitor.