Memory address mapping mechanism
First Claim
1. A memory address mapping mechanism in a computer system comprising a microprocessor and a memory system, the microprocessor generating address signals and an address mode signal, and having at least two address modes whose address spaces have different sizes, wherein each of the address spaces is divided into at least two sub-spaces, each having a specified, preliminarily-fixed use, the memory system having predetermined locations selected in response to memory address selection signals, the memory address mapping mechanism comprising:
- address mode-selecting means for latching the address mode signal from the microprocessor; and
address decoding means connected to the address mode-selecting means for receiving the address signals from the microprocessor and the address mode signal from the address mode-selecting means, for decoding the address signals in accordance with the address mode signal, for producing memory address selection signals from the decoded address signals to specify a logical continuous-address space consisting of at least two sub-spaces having the same use, and for outputting the memory address selection signals to the memory system.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory address mapping mechanism includes a flip-flop for latching a signal (PROT) representing the real or protective virtual address mode. AN output signal from the flip-flop is supplied to an address decoder. In either the real or protective virtual address mode, the address decoder receives the address signal from a microprocessor and the signal (PROT) from the flip-flop, decodes the address signal so as to obtain a continuous memory address space, and outputs a memory address selection signal.
8 Citations
1 Claim
-
1. A memory address mapping mechanism in a computer system comprising a microprocessor and a memory system, the microprocessor generating address signals and an address mode signal, and having at least two address modes whose address spaces have different sizes, wherein each of the address spaces is divided into at least two sub-spaces, each having a specified, preliminarily-fixed use, the memory system having predetermined locations selected in response to memory address selection signals, the memory address mapping mechanism comprising:
-
address mode-selecting means for latching the address mode signal from the microprocessor; and address decoding means connected to the address mode-selecting means for receiving the address signals from the microprocessor and the address mode signal from the address mode-selecting means, for decoding the address signals in accordance with the address mode signal, for producing memory address selection signals from the decoded address signals to specify a logical continuous-address space consisting of at least two sub-spaces having the same use, and for outputting the memory address selection signals to the memory system.
-
Specification