×

Apparatus and method for timed-de-icing

  • US 4,814,931 A
  • Filed: 05/06/1988
  • Issued: 03/21/1989
  • Est. Priority Date: 01/15/1987
  • Status: Expired due to Term
First Claim
Patent Images

1. A timer-controller configured to apply electrical current to at least one individual load in a timed, where desired sequential manner comprising:

  • (a) a load circuit configured to transferingly apply electrical current from a source to the individual loads;

    (b) a control circuit configured to cause the application of the electrical current through the load circuit;

    (c) in the load circuit at least one solid state switching means associated with each individual load within the load circuit;

    (d) voltage differential inducing means within the load circuit but separate from the individual loads configured for detecting a relative magnitude of electrical current flowing to a particular individual load while electrical current is applied thereto, amplifier means configured to respond to and amplify the voltage differential, comparator means configured to compare an amplified voltage differential provided by the amplifier means to an upper limitation thereon and to provide an initiating electrical indication to the crow-bar means while the amplified voltage differential exceeds the upper limitation, the electrical indication being configured to initiate a termination of electrical current flow to the particular individual load where the magnitude of the electrical current flow associated with the particular individual load undesirably so deviates from the desired magnitude;

    (e) solid state crow-bar means including a resetting means, the crowbar means being configured to latchingly terminate application of electrical current to the particular individual load in response to the initiating electrical indication;

    (f) a source of current at elevated voltage configured and operably connected to provide a desired current flow at a voltage in excess of a voltage supply available to the load circuit, together with a pair of comparators, one of the comparators being configured and operably connected to compare the amplified voltage differential to an upper voltage value, and where the amplified voltage differential exceeds the upper voltage value, configured and operably connected to provide an activating electrical signal, the remaining comparator being configured and operably connected to compare the amplified voltage differential to a lower voltage value and where the amplified voltage differential does not exceed the lower voltage limitation being configured and operably connected to provide an activating electrical signal, the source of electrical current at elevated voltage being configured to supply electrical current at an elevated voltage to at least one of the comparators; and

    (g) solid state timing means configured to produce activating electrical signals operably connected for activating the solid state switching means and thereby effecting application of the electrical current to each individual load in sequence for a desired time period.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×