CCD area image sensor operable in both of line-sequential and interlace scannings and a method for operating the same
First Claim
1. A CCD area image sensor formed on a single semi-conductor chip and comprising:
- a plurality of imaging elements arranged in rows and columns to form a matrix, said imaging elements accumulating charges in response to light incident thereon;
a plurality of vertical shift registers, each vertical shift register being formed along and in parallel with a corresponding column of said imaging elements, and said vertical shift registers being capable of shifting charges in reversible directions along said columns;
a first horizontal shift register formed outside said matrix so as to receive charges from said vertical shift registers;
a plurality of lines and memories formed outside said matrix, each of said lines being formed in a direction of said columns so as to store charges transferred from said vertical shift registers and to shift said stored charges to one end thereof;
a second horizontal shift register formed to receive the shifted charges from said one end of each of said lines of memories;
a first charge detector formed at an end portion of said first horizontal shift register to produce a first electrical signal in response to charges shifted through said first horizontal shift register; and
a second charge detector at an end portion of said second horizontal shift register to produce a second electrical signal in response to charges shifted through said second horizontal shift register.
1 Assignment
0 Petitions
Accused Products
Abstract
A CCD area image sensor includes, on a single semiconductor chip, a matrix of imaging elements, a plurality of vertical shift registers formed in parallel with rows of the matrix, a first horizontal shift register formed on one side of the matrix, a plurality of lines of CCD memories formed on another side of the matrix opposite to the one side, a second horizontal shift register formed on the same side of the matrix as the lines of CCD memories and first and second charge detectors formed at ends of the first and second horizontal shift registers. The method for operating the CCD area image sensor to produce signals with interlace and line sequential scannings is also described.
218 Citations
10 Claims
-
1. A CCD area image sensor formed on a single semi-conductor chip and comprising:
-
a plurality of imaging elements arranged in rows and columns to form a matrix, said imaging elements accumulating charges in response to light incident thereon; a plurality of vertical shift registers, each vertical shift register being formed along and in parallel with a corresponding column of said imaging elements, and said vertical shift registers being capable of shifting charges in reversible directions along said columns; a first horizontal shift register formed outside said matrix so as to receive charges from said vertical shift registers; a plurality of lines and memories formed outside said matrix, each of said lines being formed in a direction of said columns so as to store charges transferred from said vertical shift registers and to shift said stored charges to one end thereof; a second horizontal shift register formed to receive the shifted charges from said one end of each of said lines of memories; a first charge detector formed at an end portion of said first horizontal shift register to produce a first electrical signal in response to charges shifted through said first horizontal shift register; and a second charge detector at an end portion of said second horizontal shift register to produce a second electrical signal in response to charges shifted through said second horizontal shift register. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for operating a CCD area image sensor comprising:
-
a plurality of imaging elements arranged in rows and columns to form a matrix, said imaging elements accumulating charges in response to light incident thereon; a plurality of vertical shift registers formed respectively in parallel with said columns of said imaging elements; a first horizontal shift register formed outside said matrix; a plurality of lines of memories formed outside said matrix to receive charges from said vertical shift registers; a second horizontal shift register formed to receive charges from said lines of memories; a first charge-voltage converter for converting charges shifted through said first horizontal shift register into a first electrical signal; a second charge-voltage converter for converting charges shifted through said second horizontal shift register into a second electrical signal; and a switch for selectively outputting said first and second electrical signals, said method comprising steps of; transferring first charges accumulated in said imaging elements of every other one of said rows to said vertical shift registers; shifting said first charges through said vertical shift registers to store them in said lines of memories; transferring second charges accumulated in said imaging elements of the remaining rows to said vertical shift registers; transferring a part of said first charges and a part of said second charges to said second and first horizontal shift registers, respectively; and shifting said transferred charges through one of said first and second horizontal shift registers to be output as an electrical signal through one of said first and second charge-voltage converters and said switch, followed by shifting said transferred charges through the other of said first and second horizontal shift registers to output as another electrical signal through the other of said first and second charge-voltage converters and said switch.
-
-
8. A CCD area image sensor comprising:
-
a semiconductor chip; a structure of CCD imaging sensor for producing a signal for a interlace scanning system in response to light incident thereon, said structure including a matrix of imaging elements, a plurality of vertical shift registers formed in parallel with respective rows of said matrix, a first horizontal shift register formed on one side of said matrix and a first charge detector formed at one end of said first horizontal shift register; a plurality of lines of memories formed on another side of said matrix opposite to said one side; a second horizontal shift register formed on the same side of said matrix as said lines of memories; and a second charge detector formed at one end of said second horizontal shift register. - View Dependent Claims (9, 10)
-
Specification