FM receiver with improved adjacent-channel rejection

• US 4,856,085 A
• Filed: 03/23/1987
• Issued: 08/08/1989
• Est. Priority Date: 03/21/1986
• Status: Expired due to Fees

• Current Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Original Assignee: US Philips Corporation (Koninklijke Philips N.V.)
• Inventors: Horvat, Philippe
• Primary Examiner(s): Griffin, Robert L.
• Assistant Examiner(s): KUNTZ, CURTIS A
• Application Number:
  US07/028,936
• Time in Patent Office: 869 Days
• Field of Search: 455/315-317, 455/182, 455/192, 455/206, 455/207, 455/209, 455/260, 455/264, 455/284, 331/22
• US Class Current: 455/315
• CPC Class Codes: H03D 3/242 combined with means for controlling the frequency of a further oscillator, e.g. for negative frequency feedback or AFC

Abstract

An FM receiver having a phase-locked loop demodulator and a control voltage correction circuit for the local tuning oscillator. The correction circuit includes a comparator for comparing the output frequency of the phase-locked loop demodulator with the output signal from a reference oscillator, the output of the comparator being connected through an integrator to provide a control signal for the local oscillator as part of an automatic frequency control loop. The comparator output is also fed through an integrator to an adder connected between the demodulator output and the demodulator oscillator controlled input, for setting the demodulator oscillator at the center intermediate frequency when no carrier signal is being received.

Claims

1. An FM receiver comprising a channel selection and intermediate frequency circuit having a signal output, a phase-locked loop frequency demodulator connected to said signal output and including a demodulator oscillator, and a return path from the demodulator to the channel selection circuit, said return path forming part of a frequency-locked loop for a tuning oscillator of the selection and intermediate frequency circuit,

characterized by comprising a voltage correction stage having two outputs,

said stage comprising a reference oscillator, at least one integrator, a comparator for comparing signals supplied from said demodulator oscillator with a signal supplied from said reference oscillator, and an adder,

said comparator having an output supplied to said at least one integrator,

said at least one integrator having an output connected to an input of said tuning oscillator and forming part of said frequency-locked loop for the tuning oscillator, and said at least one integrator having an output connected to said adder, and

said adder being connected in said phase-locked loop for adding the output of the demodulator and the output of said at least one integrator, and having an output connected to a control input of said demodulator oscillator.

2. A receiver as claimed in claim 1, characterized in that said at least one integrator comprises first and second integrators, each having a respective output, the output of said first integrator being connected to said input of said tuning oscillator, and the output of said second integrator being connected to an input of said adder.