×

Computer bus deadlock prevention

  • US 4,868,741 A
  • Filed: 11/25/1986
  • Issued: 09/19/1989
  • Est. Priority Date: 07/22/1983
  • Status: Expired due to Term
First Claim
Patent Images

1. A digital computing system including at least a first and a second bus, with at least a first master connected to the first bus and a second master conected to the second bus, the first master connected to initiate a cycle requesting the second bus through the first bus and the second master connected to initiate a cycle requesting the first bus through the second bus, the system comprising:

  • (a) central conversion means coupled to said first and second buses for receiving the bus requests from the first and second masters through the first and second buses, respectively, for the second and first buses, respectively, the central conversion means including means for generating a response signal to the first bus indicative that the first bus and the second bus are requested simultaneously by the second and first masters respectively, and means for receiving and means for decoding the response signal; and

    (b) means connected to receive the decoded signal and responsive thereto for causing the first master to disconnect its request for the second bus, and including means for causing the first master to proceed to the end of its request cycle to be in a condition to again arbitrate for the second bus, thereby avoiding a deadlock between the simultaneous requests.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×