×

Signal processing apparatus and method

  • US 4,868,851 A
  • Filed: 01/26/1988
  • Issued: 09/19/1989
  • Est. Priority Date: 01/26/1988
  • Status: Expired due to Term
First Claim
Patent Images

1. Apparatus for radio frequency signal processing, comprising:

  • plural receivers, each receiver being mutually geographically remote and receiving a common radio signal conveying plural bits of information, said bits being carried in plural frames;

    plural sub-transmitters, each sub-transmitter being operatively connected to one of said receivers and retransmitting the received radio signal;

    plural collocated sub-receivers each receiving the retransmitted radio signal from one of said sub-transmitters;

    plural bit transition detectors, each detector being operatively connected to one said sub-receiver, for examining the bit transitions in the received radio signal and discarding those bits with transitions falling outside of predetermined time windows;

    plural character generators, each generator being operatively connected to one said bit transition detector, for generating characters from a predetermined number of said bits in said received radio signal;

    plural character examiners, each examiner being operatively connected to one said character generator, for comparing said characters to predetermined characters and discarding those characters that do not match one of the predetermined characters;

    a memory, operatively connected to said character examiners, for sequentially storing for each received radio signal a plurality of the bits with accepted bit transitions from accepted characters;

    a bit aligner, operatively connected to said memory, for storing each of the bits by frame so that bits from said plural received radio signals are aligned in time;

    a counter, operatively connected to said bit aligner, for determining the majority logic state of the bits of each frame; and

    a signal generator forming an output signal carrying plural output bits of digital information with the logic state of each output bit relating frame-by-frame to the majority logic state, and if there is no majority logic state for a frame, to a second logic state.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×