Data demodulator
First Claim
1. A data recovery circuit for demodulating transmitted encoded data comprising:
- means for receiving the encoded data;
means for delaying the received encoded data for a delay time comprising a plurality of data bit time intervals;
means for recovering the transmitted data clock signal from either the received data during the delay time or from the delayed data after the delay time connected to the received data and to the delayed data;
means for switching the clock recovery means from the received data to the delayed data after a synchronization sequence of data bits has been received and for preventing switching from taking place until the logic level of the received data and the logic level of the delayed data are the same; and
means for decoding the delayed data with the recovered data clock signal.
9 Assignments
0 Petitions
Accused Products
Abstract
A unique data recovery circuit which is able to recover transmitted digital data with a data clock embedded therein. No initial timing signals are required for operation of the data recovery circuit. Instead the data clock is recovered from the received data and used to synchronize the flow of data through the circuit. Noise pulses and other anomalous transients are rejected by the circuit so that the data output accurately corresponds to the data transmitted. Operation of the invention is achieved through a number of expedients which include a random access memory delay line which delays interpretation of the data until the data clock has been recovered. A uniquely integrated delay switching network is utilized to switch recovery of the clock from the received data to the delayed data. A phase locked loop and an integrate, sample and dump circuit are also employed, both of which use asynchronous ripple counters to achieve the primary objective of the invention which is to recover the data transmitted.
-
Citations
20 Claims
-
1. A data recovery circuit for demodulating transmitted encoded data comprising:
-
means for receiving the encoded data; means for delaying the received encoded data for a delay time comprising a plurality of data bit time intervals; means for recovering the transmitted data clock signal from either the received data during the delay time or from the delayed data after the delay time connected to the received data and to the delayed data; means for switching the clock recovery means from the received data to the delayed data after a synchronization sequence of data bits has been received and for preventing switching from taking place until the logic level of the received data and the logic level of the delayed data are the same; and means for decoding the delayed data with the recovered data clock signal.
-
-
2. A data recovery circuit for demodulating transmitted encoded data comprising:
-
means for receiving the encoded data; means for delaying the received encoded data for a delay time comprising a plurality of data bit time intervals; means for recovering the transmitted data clock signal from either the received data during the delay time or from the delayed data after the delay time; means for switching the clock recovery means from the received data to the delayed data after a synchronization sequence of data bits has been received comprising an and/or select gate for selectively switching either the received data or the delayed data to the means for recovering the received data clock; and means for decoding the delayed data with the recovered data clock signal.
-
-
3. A data recovery circuit for decoding transmitted data having a clock embedded therein comprising:
-
means for receiving the encoded data; means connected to the receiving means and the master clock for synchronizing the received data with the master clock; means connected to the receiving means for storing a plurality of bits of the received data; means connected to the receiving means and the storage means for recovering the data clock signal embedded in the received data; a phase locked loop connected to the clock recovery means for synchronizing the recovered data clock with the master clock; a 90°
phase shift circuit connected to the phase locked loop for synchronizing the recovered clock with the delayed data;a decoder means connected to the delayed data and to the recovered clock for decoding the data; an integrate, sample and dump circuit connected to the delayed data to determine the logic level of the data; and a delay switching circuit connected between the received data and the delayed data for switching the clock recovery circuit between the received data and the delay data after a predetermined sequence of synchronization bits have been received through the data recovery circuit.
-
-
4. A digital data recovery circuit for demodulating transmitted data comprising:
-
a master clock; synchronization means operably connected to the master clock for receiving the transmitted data and synchronizing the received data with the master clock; storage means operably connected to the synchronization means and the master clock for sampling and delaying the synchronized data; a digital phase locked loop for recovering the data clock signal from the synchronized data comprising; feedback means operably coupled to the master clock for generating a feedback pulse train having a frequency within a predetermined lock range; comparison means operably coupled to the feedback means for receiving the synchronized data and the feedback pulse train and generating an output pulse train, the output pulse train having a duty cycle corresponding to the coincidence between the synchronized data and the feedback pulse train; pulse inserter means operably connected to the feedback means and the master clock and the comparison means for generating a modified clock pulse train in response to the duty cycle of the output pulse train, whereby the modified lock pulse train is continuously modified to approach the frequency of the synchronized data when the frequency of the synchronized data is within the predetermined frequency lock range; and phase shift means operably coupled to the comparison means for shifting the phase of the output pulse train to coincide with the phase of the synchronized data; and decoder means operably connected to the digital phase locked loop and the storage means for decoding the delayed data with the recovered data clock signal. - View Dependent Claims (5)
-
-
6. A digital data demodulator circuit for receiving and demodulating encoded data transmitted as a data signal encoded with a data clock signal having a frequency within a specified range of frequencies, comprising:
-
a master clock having a frequency greater than the specified range; synchronization means operably connected to the master clock for receiving the encoded data and synchronizing the encoded data with the master clock to produce a synchronized bit stream; memory means operably connected to the synchronization means for storing the synchronized bit stream for a specified delay time to produce a delayed data bit stream; clock recovery means operably connected to the synchronization means and the memory means for selectively recovering the data clock signal from the synchronized bit stream or from the delayed bit stream to produce a recovered clock signal; data recovery means operably connected to the clock recovery means and the memory means for decoding the delayed bit stream to produce a recovered data signal; and means operably connected to the data recovery means and the clock recovery means for receiving the recovered data signal and for switching the clock recovery means from the synchronized bit stream to the delayed bit stream after a synchronization series of data bits has been received. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A digital data demodulator circuit for receiving and demodulating Manchester encoded data transmitted as a data signal encoded with a data clock signal having a frequency within a specified range of frequencies, comprising:
-
a master clock having a frequency substantially greater than the specified range; edge synchronization means operably connected to the master clock for receiving the encoded data and edgesynchronizing the encoded data with the master clock to produce a synchronized encoded data bit stream; memory means operably connected to the synchronization means for storing the encoded data bit stream for a specified delay time to produce a delayed encoded data bit stream, comprising; random access memory for storing a plurality of data bits; and a ripple counter connected to the random access memory for sequentially storing the data bits in the random access memory; a digital phase lock loop operably connected to the synchronization means and the memory means for selectively recovering the data clock signal from the synchronized encoded data bit stream or from the delayed encoded data bit stream to produce a recovered clock signal; data recovery means operably connected to the clock recovery means and the memory means for decoding the delayed encoded data bit stream to produce a recovered data signal, comprising; a decoder operably connected to the memory means and the clock recovery means; and an integrate, sample and dump circuit operably connected to the decoder; and means operably connected the data recovery means and the clock recovery means for receiving the recovered data signal and for switching the clock recovery means from recovering the synchronized encoded data bit stream to recovering the delayed encoded data bit stream after a synchronization series of data bits has been received, whereby the data signal and the data clock signal are recovered from the same sequence of transmitted Manchester encoded data without the need for a precursor sequence consisting of only timing information.
-
-
18. A data recovery circuit for demodulating Manchester encoded data transmitted at a specified data clock frequency and having an identification field followed by a data field, comprising:
-
a master clock having a frequency greater than the specified frequency; edge synchronization means operably connected to the master clock for receiving the encoded data and synchronizing the edge of the encoded data with the edge of the master clock to produce a synchronized encoded data signal; sampling means operably connected to the edge synchronization means and the master clock for sampling the synchronized encoded data signal at the master clock frequency to produce a sampled bit stream with each encoded data bit of the Manchester encoded data represented as a plurality of sampled bits; memory means operably connected to the sampling means for delaying the sampled bit stream a delay time comprising a plurality of encoded data bit time intervals to produce a delayed bit stream; clock recovery means operably connected to the sampling means and the memory means for recovering the data clock signal from the sampled bit stream or the delayed bit stream; data recovery means operably connected to the clock recovery means and the memory means for decoding the delayed bit stream with the recovered data clock signal to produce a sequence of decoded data bits; and means operably connected to the data recovery means and the clock recovery means for determining whether to recover the data clock signal from the sampled bit stream or from the delayed bit stream, comprising; means for receiving the decoded data bits operably connected to the data recovery means; means for examining the decoded data bits for a series of synchronization data bits in the identification field operably connected to the means for receiving; and means for switching the clock recovery means from recovering the data clock signal from the sampled bit stream to recovering the data clock signal from the delayed bit stream after the series of synchronization data bits are received operably connected to the means for examining and the clock recovery means, whereby the data clock signal is recovered from the sampled bit stream during the delay time and during the examination of the decoded data bits for the series of synchronization data bits in the identification field and then the clock recovery means is switched and the data clock signal is recovered from the delayed bit stream for decoding the data field.
-
-
19. A method for demodulating encoded data transmitted as a data signal encoded with a data clock signal having a frequency within a specified range of frequencies, comprising the steps of:
-
receiving the encoded data; synchronizing the received data with a master clock having a frequency greater than the specified range; delaying the synchronized data for a delay time comprising a plurality of data bit time intervals; recovering the data clock signal from the undelayed data; decoding the delayed data with the recovered undelayed data clock signal; examining the decoded data for a series of synchronization data bits; switching to recovering the data clock signal from the delayed data after receiving the series of synchronization data bit; and decoding the remaining delayed data with the recovered delayed data clock signal.
-
-
20. A method for demodulating Manchester encoded data transmitted at a specified data clock frequency and having an identification field followed by a data field, comprising the steps of:
-
receiving the Manchester encoded data; synchronizing the edge of the received data with the edge of a master clock having a frequency greater than the specified data clock frequency; sampling the synchronized data at the master clock frequency to produce a sample bit stream with each encoded data bit of the Manchester encoded data represented as a plurality of sampled bits; delaying the sampled bit stream for a delay time comprising a plurality of encoded data bit time intervals; recovering the data clock signal from the undelayed bit stream; decoding the delayed data with the recovered undelayed data clock signal; examining the decoded data for a series of synchronization data bits in the identification field; recovering the data clock signal from the delayed bit stream after the series of synchronization data bits are received; and decoding the remaining delayed bit stream comprising the data field with the recovered delayed data clock signal.
-
Specification