Hand-shake type data transfer control circuit
First Claim
1. A handshake type control circuit for controlling data transfer at a given stage in response to a send signal, said control circuit comprising:
- a circuit, responsive to said send signal and an acknowledge signal fed back from a succeeding stage, for activating a transfer control signal a first time to activate data transfer at said given stage when said send signal is activated and for inactivating said transfer control signal to inactivate data transfer at said given stage when said acknowledge signal is activated, said circuit prevented from activating said transfer control signal a second time to prevent recurring data transfer at said given stage until said send signal has been reset, whereby parasitic oscillation is prevented.
1 Assignment
0 Petitions
Accused Products
Abstract
A hand-shake type control circuit for controlling a data transfer circuit according to the status of a data transfer request signal. The data transfer request signal is initially received at a NAND gate and is also directly coupled to the reset input of are set flip-flop. The output of the NAND gate is used as a first control signal to set the flip-flop and to cause another circuit to activate data transfer. The flip-flop output is a second control signal which is reset only when the transfer request signal changes from an active to an inactive status. The second control signal is coupled to an input of the NAND gate and inactivates the first control signal. Thus, data transfer cannot recur until after the data transfer request signal changes to an inactive status so that parasitic oscillations are eliminated. The flip-flop consists of two, two input NAND gates that are located out of the path of data transfer and that are easier to fabricate than the prior art D flip-flop.
-
Citations
25 Claims
-
1. A handshake type control circuit for controlling data transfer at a given stage in response to a send signal, said control circuit comprising:
a circuit, responsive to said send signal and an acknowledge signal fed back from a succeeding stage, for activating a transfer control signal a first time to activate data transfer at said given stage when said send signal is activated and for inactivating said transfer control signal to inactivate data transfer at said given stage when said acknowledge signal is activated, said circuit prevented from activating said transfer control signal a second time to prevent recurring data transfer at said given stage until said send signal has been reset, whereby parasitic oscillation is prevented. - View Dependent Claims (2)
-
3. A method for controlling data transfer at a given stage in response to a send signal, comprising the steps of:
-
receiving said send signal at said given stage; activating a transfer control signal a first time to activate data transfer at said given stage when said send signal is activated; inactivating said transfer control signal to inactivate data transfer at said given stage when an acknowledge signal fed back to said given stage from a succeeding stage is activated; and preventing said transfer control signal from being activated a second time to prevent recurring data transfer at said given stage until said send signal has been reset, whereby parasitic oscillation is prevented.
-
-
4. A handshake type control circuit for controlling data transfer at a given stage in response to a send signal, said control circuit comprising:
-
receiving means, responsive to at least four inputs including said send signal, a feedback signal, an acknowledge signal fed back from a succeeding stage, and a second control signal, for activating a first control signal when said send signal is activated and said feedback signal, said acknowledge signal, and said second control signal are inactivated and for inactivating said first control signal when said send signal is inactivated or when any one of said feedback signal, said acknowledge signal, and said second signal is activated; a first circuit, responsive to said first control signal and said acknowledge signal, for activating a transfer control signal to activate data transfer at said given stage and said feedback signal when said first control signal is activated and for inactivating said transfer control signal to inactive data transfer at said given stage when said acknowledge signal is activated; and a second circuit, responsive to said first control signal and said send signal, for activating said second control signal when said first control signal is activated and for inactivating said second control signal when said send signal is inactivated so that said transfer control signal can be activated only once each time said send signal is activated and parasitic oscillation is prevented. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A handshake type data transfer system for transferring data in response to a data transfer request signal, comprising:
-
a plurality of consecutive pipelined transfer stages, each having a data transfer circuit and a corresponding control circuit, said stages communicating over a send line and an acknowledge line; a given stage having at least one said control circuit which includes; receiving means, responsive to at least four inputs including a send signal, a feedbak signal, an acknowledge signal fed back from a succeeding stage, and a second control signal, for activating a first control signal when said send signal is activated and said feedback signal, said acknowledge signal, and said second control signal are inactivated and for inactivating said first control signal when said send signal is inactivated or when any one of said feedback signal, said acknowledge signal, and said second control signal is activated, a first circuit, responsive to said first control signal and said acknowledge signal, for activating a transfer control signal to activate data transfer at said given stage and said feedback signal when said first control signal is activated and for inactivating said transfer control signal to inactivate data transfer at said given stage when said acknowledge signal is activated, and a second circuit, responsive to said first control signal and said send signal, for activating said second control signal when said first control signal is activated and for inactivating said second control signal when said send signal is inactivated so that said transfer control signal can be activated only once in response to each activated send signal and parasitic oscillation is prevented, wherein said acknowledge signal received at said given stage is said second control signal produced by said succeeding stage and said send signal received at said succeeding stage is provided by said control circuit of said given stage; and said data transfer request signal being said send signal received at an initial stage of said stages. - View Dependent Claims (15, 16, 17, 18, 19)
-
-
20. A handshake type pipelined data processing system for transferring data in response to a data transfer request signal, said data processing system having a plurality of consecutive stages including a given stage which comprises:
-
a processor; a data transfer circuit for transferring data to said processor; a control circuit for controlling data transfer at said given stage in response to a send signal, said control circuit comprising; receiving means, responsive to at least four inputs including said send signal, a feedback signal, an acknowledge signal fed back from a succeeding stage, and a second control signal, for activating a first control signal when said send signal is activated and said feedback signal, said acknowledge signal, and said second control signal are inactivated and for inactivating said first control signal when said send signal in inactivated or when any one of said feedback signal, said acknowledge signal, and said second control signal is activated, a first circuit, responsive to said first control signal and said acknowledge signal, for activating a transfer control signal to activate data transfer at said given stage and said feedback signal when said first control signal is activated and for inactivating said transfer control signal to inactivate data transfer at said given when said acknowledge signal is activated, and a second circuit, responsive to said first control signal and said send signal, for activating a second control signal when said first control signal is activated and for inactivating said second control signal when said send signal is inactivated so that said transfer control signal can be activated only once in response to each activated send signal and parasitic oscillation is prevented, wherein said acknowledge signal received at said given stage is said second control signal produced by said succeeding stage and said send signal received at said succeeding stage is provided by said control circuit of said given stage; and said data transfer request signal being said send signal received at an initial stage of said stages.
-
-
21. A handshake type pipelined data processing system having a plurality of consecutive stages for transferring data in response to a data transfer request signal, a given stage including a data transfer circuit and a control circuit coupled thereto for controlling data transfer in response to a send signal, said control circuit comprising:
-
a NAND gate having a first input for receiving said send signal, a second input for receiving a feedback signal, a third input for receiving an acknowledge signal fed back from a succeeding stage, and a fourth input for receiving a second control signal, said NAND gate activating a first control signal at the output when said send signal is activated and said feedback signal, said acknowledge signal, and said second control signal are inactivated, said NAND gate inactivating said first control signal at the output when said send signal is inactivated or when any one of said feedback signal, said acknowledge signal, and said second control signal is activated; a first flip-flop having a first input coupled to the output of said NAND gate and a second input for receiving said acknowledge signal, said first flip-flop activating a transfer control signal to activate data transfer through said data transfer circuit and said feedback signal when said first control signal is activated, said first flip-flop inactivating said transfer control signal to inactive data transfer through said data transfer circuit when said acknowledge signal is activated; and a second flip-flop having a first input coupled to the output of said NAND gate and a second input for receiving said send signal, said second flip-flop activating said second control signal when said first control signal is activated, said second flip-flop inactivating said second control signal when said send signal is inactivated so that said transfer control signal can be activated only once for each received activated send signal and parasitic oscillation is prevented; wherein said acknowledge signal received at said given stage is said second control signal produced by said succeeding stage and said send signal received at said succeeding stage is provided by said control circuit of said given stage; and said data transfer request signal being said signal received at an initial stage of said stages.
-
-
22. A handshake type control circuit for controlling data unlatching and latching at a given stage in response to a send signal, said control circuit comprising:
-
means, responsive to said send signal, for setting a latch control signal a first time when said send signal is set and for resetting said latch control signal in response to said send signal received at a succeeding stage; and means, responsive to said send signal, for preventing said means for setting and resetting from setting said latch control signal a second time until said send signal has been reset, whereby parasitic oscillation is prevented.
-
-
23. A handshake type data latch system for controlling data unlatching and latching in response to a send signal, comprising:
-
a first and a second stage coupled to one another, each stage having a data latch circuit controlled by a latch control signal pair including a first latch control signal and a second latch control signal which is the complement of said first latch control signal and a corresponding control circuit coupled to said data latch circuit for setting and resetting said first latch control signal; said control circuit including; receiving means, responsive to at least four inputs including said send signal, a feedback signal, an acknowledge signal, and a second control signal, for resetting a first control signal when all of said four inputs are set and for setting said first control signal when any one of said four inputs is reset, a first circuit, responsive to said first control signal and said acknowledge signal, for setting said first latch control signal and resetting said feedback signal when said first control signal is reset and for resetting said first latch control signal when said acknowledge signal is reset, and a second circuit, responsive to said first control signal and said send signal, for resetting said second control signal when said first control signal is reset and for setting said second control signal when said send signal is reset so that said first latch control signal can be set only once in response to each set send signal and parasitic oscillation is prevented; said acknowledge signal received at said first stage being said second control signal produced by said second stage; and said send signal received at said second stage provided by said control circuit of said first stage. - View Dependent Claims (24, 25)
-
Specification