Method and apparatus for generating video signals

• US 4,894,653 A
• Filed: 06/24/1988
• Issued: 01/16/1990
• Est. Priority Date: 06/24/1988
• Status: Expired due to Fees

• Current Assignee: Raytheon Company (Rtx Corporation)
• Original Assignee: Hughes Aircraft Company (Rtx Corporation)
• Inventors: Frankenbach, David C.
• Primary Examiner(s): Shepperd, John W.
• Assistant Examiner(s): Parker, Michael D.
• Application Number:
  US07/211,492
• Time in Patent Office: 571 Days
• Field of Search: 358/22, 358/160, 358/21 R, 358/183, 340/703, 340/798, 340/799
• US Class Current: 345/604
• CPC Class Codes: G09G 5/06 using colour palettes, e.g. look-up tables

Abstract

A video signal generator employs a host subsystem (11), display controller system (18), display generator subsystem (20), refresh memory subsystem (24), and video data system (28) to process pixel data in parallel to achieve high pixel frequency rates permitting large flicker-free images. To achieve high pixel frequencies, parallel processing is maintained from the bit map memory (36) until the data is processed by the digital-to-analog converter (DAC) (54). The display generator subsytem (20) outputs a multi-bit digital data address signal (35) which is used to address a plurality of bit map memory (BMM) arrays (36). The BMM arrays (36) operate in parallel, and the data (35) is read into a portion of each BMM array (37, 39) until the array (37, 39) is filled. The data is read out of the arrays (37, 39) in parallel (32) and into a plurality of BMM output multiplexers (MOM) (38), new data continuously being read into each BMM array (37, 39). The MOM (38) time division multiplexes the data signal (32) into data nibbles (26), of fewer bits, representing the color intensity of the data signals (32). The data nibbles (26) are multiplexed by a plurality of video multiplexers (40) to produce a multi-bit color intensity code )44) which is used to address a plurality of color look-up tables (CLUTs) (40). The CLUTs (40) select the array data for display, and generate color codes (48). The color codes (48) are multiplexed to the desired pixel frequency rate and are input into DACs (54) to drive a monitor (58).

Claims

1. In an apparatus for generation color video signals of the type employing a refresh memory subsystem and a video data subsystem for providing an analog serial bit stream for a display device, the improvement being means for increasing the pixel frequency rate of the analog serial bit stream comprising:

(a) a plurality of bit map memory arrays, the number of bit map memory arrays related to the number of variations of color intensity for each pixel at said display device, each said bit map memory array providing an X-bit parallel data word at a first clock frequency;

(b) a video bus;

(c) a plurality of memory output multiplexers, one of said plurality of memory output multiplexers coupled to receive the X-bit parallel data word at the first clock frequency from a corresponding one of said plurality of bit map memory arrays, each of said memory output multiplexers operating to time-division multiplex each X-bit parallel data word into Y consecutive data words having X/Y parallel bits, said Y consecutive X/Y-bit parallel data words being coupled to said video bus;

(d) X/Y video multiplexers, each of said video multiplexers coupled to said video bus for receiving one of the X/Y bits from each of said X/Y-bit parallel data words at the first clock frequency, the output of said X/Y video multiplexers being a parallel-bit data word containing a color intensity code related to the number of bit map memory arrays;

(e) X/Y color look-up tables, one of said color look-up tables being coupled to one of said X/Y video multiplexers for receiving the color intensity code from said video multiplexers, said color look-up tables providing a multiple-bit color word in response to said color intensity code;

(f) a plurality of video output multiplexers coupled to receive the multiple-bit color word from the color look-up tables, said video output multiplexers performing time-division multiplexing on the multiple-bit color word to provide a plurality of one-bit output words at a final pixel frequency that is X/Y times the first clock frequency; and

(g) digital to analog converter means for converting the plurality of one bit data words to an analog signal.

2. The apparatus as recited in claim 1 wherein said plurality of memory output multiplexers operate to time-division multiplex each X-bit word into 4 consecutive data words having X/4 parallel bits.

3. The apparatus as recited in claim 1 wherein each of said plurality of bit map memory arrays comprises an array having storage space sufficient to store two screens of data, each of said plurality of bit map memory arrays having a first plane and a second plane, and wherein data is read into the first plane from a memory control means at the same time data is being coupled from the second plane to one of said memory output multiplexers.

4. The apparatus as recited in claim 1 wherein the memory output multiplexers further receive said X-bit parallel data word at the TTL level and output said Y consecutive X/Y-bit parallel data words at the ECL level.