Integrated dual charge pump power supply and RS-232 transmitter/receiver

• US 4,897,774 A
• Filed: 11/14/1988
• Issued: 01/30/1990
• Est. Priority Date: 10/01/1985
• Status: Expired due to Term

• Current Assignee: Maxim Integrated Products, Inc. (Analog Devices, Inc.)
• Original Assignee: Maxim Integrated Products, Inc. (Analog Devices, Inc.)
• Inventors: Bingham, David, Allen, Charles M.
• Primary Examiner(s): Salce, Patrick R.
• Assistant Examiner(s): Jones, Judson H.
• Application Number:
  US07/271,160
• Time in Patent Office: 442 Days
• Field of Search: 363/59, 363/60, 363/61, 307/110, 320/1, 357/51
• US Class Current: 363/61
• CPC Class Codes: H01L 27/0921 Means for preventing a bipolar, e.g. thyristor, action between the different transistor regions, e.g. Latchup prevention
• CPC Class Codes: H02M 1/009 having two or more independently controlled outputs for DC-DC converter with intermediate AC H02M3/33561
• CPC Class Codes: H02M 3/07 using capacitors charged and discharged alternately by semiconductor devices with control electrode , e.g. charge pumps

Abstract

A monolithic integrated circuit containing an inverting/non-inverting voltage doubler charge pump circuit is disclosed for converting a unipolar supply voltage to a bipolar supply voltage of a greater magnitude. The unipolar input voltage is placed across a first external transfer capacitor by a first set of MOS switches during a first time period. The unipolar input voltage source is placed in series with the first transfer capacitor and this series combination of voltages is placed across a first external reservoir capacitor by a second set of MOS switches during a second time period. The voltage appearing across the first external reservoir capacitor is placed on a second transfer capacitor during the first time period by a third set of MOS switches. The voltage across the second transfer capacitor is placed into a second external reservoir capacitor with its polarity inverted by a fourth set of MOS switches during the second time period. A dual-collector lateral junction transistor, formed during the conventional CMOS processing steps used to fabricate the MOS switches, is connected as a voltage clamp between a ground potential and the two bipolar DC output lines of the power supply circuit to assure correct start-up conditions for the circuit. Gain reduction devices are placed in the semiconductor substrate to collect minority carriers which would otherwise be injected into inherent parasitic four layer PNPN junction devices created as a result of the architecture of the circuit, to prevent latch-up of the four layer devices. In a preferred embodiment, an RS-232 receiver and transmitter are contained on the same monolithic integrated circuit as the dual charge pump power supply.

Claims

1. An integrated single-chip voltage supply comprising:

a means adapted to be connected to a supply voltage for charging a capacitor approximately to a supply voltage;

a means for coupling said charged capacitor in series with said supply voltage to create a source of positive voltage approximately double the supply voltage; and

a means for inverting said doubled voltage and making it available on the same chip, thereby providing a source of two available supply voltages on the same chip, one being a positive voltage approximately two times said supply voltage, and the other being a negative voltage approximately two times said supply voltage.

2. The integrated single-chip voltage supply of claim 1 further characterized by said coupling means including a means for charging a second capacitor to approximately two times said supply voltage, and said inverting means including a means for inverting the positive doubled voltage on said second capacitor to provide an available negative voltage on the same chip in magnitude approximately twice said supply voltage.

3. An integrated voltage supply and RS-232 transmitter circuit or the same semiconductor chip, comprising:

an RS-232 transmitter circuit;

a means adapted to be connected to a supply voltage for charging a capacitor approximately to a supply voltage;

a means for coupling said charged capacitor in series with said supply voltage to create a source of positive voltage approximately double the supply voltage;

a means for inverting said doubled voltage and making it available on the same chip, thereby providing a source of two available supply voltages on the same chip, one being a positive voltage approximately two times said supply voltage, and the other being a negative voltage approximately two times said supply voltage; and

means connecting said doubled voltage and said inverted doubled voltage to said RS-232 transmitter circuit for powering said RS-232 transmitter circuit.

4. The integrated single-chip voltage supply of claim 3 further characterized by said coupling means including a means for charging a second capacitor to approximately two times said supply voltage, and said inverting means including a means for inverting the positive doubled voltage on said second capacitor to provide an available negative voltage of magnitude approximately twice said supply voltage.