Integrated processing unit, particularly for connected speech recognition systems

• US 4,907,278 A
• Filed: 06/27/1988
• Issued: 03/06/1990
• Est. Priority Date: 06/26/1987
• Status: Expired due to Fees

• Current Assignee: Presidenza Del Consiglio DEI Ministri - Ufficio Del Ministro Per IL Coordinamento Delle Iniziativae Per La Ricerco Scientifica E Technologica
• Original Assignee: Presidenza Del Consiglio DEI Ministri - Ufficio Del Ministro Per IL Coordinamento Delle Iniziativae Per La Ricerco Scientifica E Technologica
• Inventors: Cecinati, Riccardo, Paolini, Maurizio, Ciaramella, Alberto, Tasso, Robert, Venuti, Giovanni, Licciardi, Luigi
• Primary Examiner(s): KEMENY, EMANUEL
• Application Number:
  US07/211,812
• Time in Patent Office: 617 Days
• Field of Search: 381/42-43, 364/513.5
• US Class Current: 704/246
• CPC Class Codes: A61P 1/04 for ulcers, gastritis or reflux esophagitis, e.g. antacids, inhibitors of acid secretion, mucosal protectants
• CPC Class Codes: G10L 15/00 Speech recognition G10L17/00 takes precedence
• CPC Class Codes: G10L 15/12 using dynamic programming techniques, e.g. dynamic time warping [DTW]
• CPC Class Codes: G10L 15/14 using statistical models, e.g. Hidden Markov Models [HMMs] G10L15/18 takes precedence

Abstract

This connected-speech recognition system uses a two-level hierarchical system, in which the higher-level (master) processor and one or more lower-level units (slaves) process, respectively, the most probably word sequence within a permitted grammar network, and the likelihood of individual words with the grammar network. The lower-level processing performs dynamic programming involving vector and matrix calculation and comparison, and processing speed is improved by an integrated processing unit which has simultaneous access to the external data memory as well as to a high-speed internal microinstruction ROM. One of the aforementioned units can also provide for performing an additional internal test function. The structure features two internal data buses and internal memories for more commonly used data and addresses, for enabling high-speed microinstruction performance and external memory access. The external memory is divided into tables differing structurally but such as to be accessed in uniform manner by the internal addressing unit.

Claims

1. A microprogrammed processing unit constituting the lower level of a two-level processing system, and comprising an interface circuit (INTBUS) for controlling two-way dialogue between the said unit and the higher level via two-way external control buses (BC), data buses (BD) and address buses (BA) also connected to an external data memory (MEME) accessed by both the said unit and the said higher level, and comprising a microinstruction sequencing unit (SEQ) supplying the microinstructions onto internal buses (CTRL, PPBUS), said microprogrammed processing unit comprising:

a connection circuit (IOREG) for transferring data from the said external data bus (BD) onto a first internal bus (BUSIN), or from a second internal bus (BUSOUT) onto the said external data bus, said first and second external buses being of the precharge type;

an arithmetical-logic unit (ALU) for receiving a first operand on the said first internal bus (BUSIN) and a second operand on the said second internal bus (BUSOUT), adding, subtracting, comparing or determining the minimum of the said first and second operands, and supplying the result on the said first or second internal bus;

a first read and write internal data memory (RAMI) organized in four banks (B0, B1, B2, B3) and which is loaded with the data on the said first internal bus (BUSIN) and supplies data onto the said second internal bus (BUSOUT);

a circuit (MEMI) for addressing the said first internal memory, which circuit provides for cyclically addressing words in the said first and second banks (B0, B1), addressing each bit in the said third bank (B2), and addressing words in the said fourth bank (B3);

a unit (ADR) for addressing the said external data memory (MEME) which is organized in tables consisting each of a specific number of word blocks;

the said unit calculating a generic word address according to the sum of three terms;

the location address of the first word in the table and present in a second internal memory (MEMIN);

the address of the start block location in the table and present in a third internal memory (MEMOF); and

the word location within the block;

said addresses being supplied on the external address bus (BA).

2. The processing unit defined in claim 1 wherein the said unit (ADR) for addressing the said external data memory (MEME) calculates the said address according to the following equation:

space="preserve" listing-type="equation">ADRE=2.sup.y+w ·

MEMIN.sub.H (i)+2.sup.w ·

[MEMIN.sub.L (i)+MEMOF(j)]+DISPA

wherein;

i and j are the indices of the single addresses present in the said second (MEMIN) and said third (MEMOF) internal memory respectively;

MEMIN_H and MEMIN_L indicate the most and lest significant bits of the address in the said second internal memory;

W is the number of bits, depending on each individual table, occupying term DISPA indicating a word within the block; and

y is the number of bits in terms MEMIN_L (i) and MEMOF(j).

3. The processing unit defined in claim 1, wherein said sequencing unit (SEQ) employs a tristate internal bus (ZBUS) for supplying addresses to an internal microprogram memory (ROMP) containing microinstructions relative to an application microprogram and a test microprogram;

and in that the said internal bus may be written on by a first latch circuit (LA8) carrying a starting address supplied from the outside over the said external address bus (BA) for enabling the said test microprogram;

by a microinstruction incrementer (INCR, RG6);

by a pair of registers (SAVE1, SAVE2) for memorising one or two subroutine reentry point addresses calculated by the said incrementer; and

by a first register (PIPE2) for memorising a microinstruction address field;

the said circuits permitted to write on the said internal bus (ZBUS) being selected by a decoder (DEC1) jointly controlled by the said interface circuit (INTBUS), a microinstruction operation code field (OP) and a condition bit (C) generated by an EX-OR circuit (EX2) which selects the true or complement condition of the output of a condition multiplexer (MXCOND).

4. The processing unit defined in claim 1, wherein said connection circuit (IOREG) comprises:

a first two-way coupler (TRC2) and enabling circuits (REG1, LAT2, LAT3) which, controlled by the said interface circuit (INTBUS), provide for transferring data between the said external data bus (BD) and the said first and second internal bus (BUSIN, BUSOUT);

a first multiplexer (MUX1) which, upon command by the said sequencer (SEQ), transfers the most significant locations of the said external data bus (BD) or logic 0'"'"'s into the most significant locations of the said first internal bus (BUSIN);

a second multiplexer (MUX2) which, upon command by the said sequencer (SEQ), connects the most or least significant locations of the said external data bus to the least significant locations of the said first internal bus;

a mutual enabling circuit (PS1) which, when so controlled by the said sequencer (SEQ), provides for data exchange between the said first and said second internal bus;

a second latch circuit (LATS1) with an additional input selection function, and which, upon command by the said sequencer (SEQ), transfers the most or least significant locations of the said second internal bus (BUSOUT) into the most significant locations of the said first internal bus (BUSIN);

a register block (MREG) comprising a decrementing register into which is loaded the content of the said second internal bus (BUSOUT), and three registers selectable by the said sequencer (SEQ) and which, in addition to memorising and emiting the content of the said decrementing register on to the said first internal bus (BUSIN), also supply the said condition multiplexer (MXCOND) in the sequencer with a signal (ZREG) when their content is logic level 0.

5. The processing unit defined in claim 1, wherein said circuit (MEMI) for addressing the said first internal data memory (RAMI) substantially comprises:

a third multiplexer (MUX4) controlled by a bank selecting signal (BANC) generated by the said sequencing unit (SEQ) and which supplies the said first data memory (RAMI) with addresses for the words in the said first or second bank (B0, B1) and present at a first input (AD01), or for the words in the said third or fourth bank (B2, B3) and present at a second input (AD23);

a first adder (SOM1) for adding the output of a first resettable up counter (CUPA) enabled by the said sequencing unit (SEQ), and the output of a fourth multiplexer (MUX6) whose two inputs, selectable by the said sequencing unit, are a first microinstruction field (RDIS) supplied directly by the said sequencing unit, or a second microinstruction field (COST2) stored previously in a third latch circuit (LAT6);

the said first adder (SOM1) supplying the results to a first input of the said third multiplexer (MUX4);

a fifth multiplexer (MUX5) which, controlled by the said sequencing unit, supplies a second input of the said third multiplexer (MUX4) with the said first microinstruction field (RDIS) or the output of an up counter (CUPC) controlled by the said sequencing unit and programmable with the content of the most significant locations of the said second internal bus (BUSOUT);

a fourth latch circuit (LAT5) which, upon command by the said sequencing unit, supplies the said third bank (B2) with the content of the least significant locations of the said second internal bus (BUSOUT) as a single word bit address.

6. The processing unit defined in claim 1, wherein said unit (ADR) for addressing the said external data memory (MEME) substantially comprises:

the said second internal memory (MEMIN) organized in word pairs, the first word of which contains the said addresses MEMIN_L (i), and the second word of which contains the said addresses MEMIN_H (i) in the least significant locations, and the coding of the said bit number w in the most significant locations;

a sixth multiplexer (MUX9) for supplying addresses to the said second internal memory (MEMIN);

a second resettable up counter (DISPA) which may be loaded with the content of the said second internal bus (BUSOUT) upon command by the said sequencing unit (SEQ), the said counter supplying the count values to a first input of the said sixth multiplexer (MUX9);

a first logic circuit (LMIN) for controlling addressing of the said second internal memory, which circuit receives from the said sequencing unit (SEQ), selection signals for word pair reading also supplied to a second input of the said sixth multiplexer (MUX9), and selects, for writing, the said first input of the said sixth multiplexer (MUX9), the said second internal memory being loaded, during initialization of the processing unit, with words supplied on the said first bus (BUSIN), and, for reading, the second input of the said sixth multiplexer (MUX9) by adding, in the least significant location of the said second input, a bit which changes logic level in the space of one internal clock signal period, so that, in a first phase of the said period, the first word in the said pair is read and memorised in a first register (RG5), and, in a second phase of the said period, the said first and second word in the said pair are simultaneously present at the output of the said first register and the output of the said second memory respectively;

the said third internal memory (MEMOF) organized in registers addressable individually via control signals from the said sequencing unit;

each said register temporarily storing one of the said addresses MEMOF(j) and being loaded directly with the content of the said first internal bus, possibly incremented by an incrementer (INC2) loaded by the output of the said third internal memory;

the input for each said register being supplied by a seventh multiplexer (MUX10) which selects the said first internal bus or the output of the said incrementer;

an adder-subtractor (SOMSOT) which, for addressing, normally adds the outputs of the said first register (RG5) and the selected register in the said third internal memory (MEMOF);

a circuit (BARSH) for high-speed input shift which receives, at its data inputs, the outputs of the said second up counter (DISPA) and the said adder-subtractor (SOMSOT) and the least significant locations of the second word supplied by the said second internal memory (MEMIN), and, at its control input, the coding of the said number w in the most significant locations of the said second word;

which circuit (BARSH) compiles the said address (ADR) for the said external memory by entering into the w least significant output locations the w least significant locations in the output of the said second counter, and, in the remaining output locations, shifts by the said w locations the outputs of the said adder-subtractor and the said second word in the said pair, the most significant output locations in excess of maximum addressable capacity being lost.

7. The processing unit defined in claim 6 wherein the said address unit (ADR) provides for cyclically addressing one or more of the said tables by storing, in a first register of the said third internal memory (MEMOF), the address of the first word (TOP) in the block being read, and, in a second register of the said third internal memory, the address of the first word (FREE) in a block available for writing, and by incrementing via the said incrementer (INC2) the content of the said registers subsequent to respectively reading or writing a block in the said table:

a single word in the said block being addressed by incrementing the said second up counter (DISPA), and a single table being addressed via the content of a corresponding word pair in the said second internal memory (MEMIN).

8. The processing unit defined in claim 4, wherein said register block (MREG) in the said connection circuit (IOREG) also comprises a first circuit for checking the logic level of an overflow bit and the two most significant bits in one of the said selectable registers;

the said first check circuit, when enabled by the said sequencing unit, generating a first alarm signal (ACT44) if the said overflow bit is active, or a second alarm signal (ACT34) if the said two most significant bits are active and the said overflow bit inactive;

in that the said unit (ADR) for addressing the said external data memory also comprises a circuit for comparing the content of two internal registers in the said third internal memory (MEMOF), wich circuit, when activated by the said sequencing unit (SEQ) during cyclic addressing, emits a third alarm signal (WORK44) in the event of register content matching, the said internal registers containing the respective addresses of the first word (TOP) for reading and the first free word (FREE) in the cyclically addressed table; and

in that the said unit (ADR) also comprises a second check circuit (CWORD34) which, when activated by the said sequencing unit (SEQ) upon the said adder-subtractor (SOMSOT) subtrating the said addresses of the said first word (TOP) for reading and the said first free word (FREE), checks that the two most significant bits in the result of the said subtraction are both zero, in which case it emits a forth alarm signal (WORK34);

the said first, second, third and fourth alarm signals consisting of bit pairs in 1out-of-2 code.

9. The processing unit defined in claim 8 wherein also comprises a circuit for checking the results of the said test microprogram (DIAG) and substantially comprising:

a first circuit (CRC) for calculating a cyclic redundancy code of the data on the said first internal bus (BUSIN) during internal testing and which, on receiving a comparison command (TST) from the said sequencing unit (SEQ), compares the said code with a further bit configuration on the said first internal bus, and emits, in the event of a negative result, a fifth alarm signal (ECRC) in 1-out-of-2 code;

a second circuit (ENC1) for coding the said first, second, third, fourth and fifth alarm signals in a state word (SW) which it sends on to the said second internal bus (BUSOUT), and which produces, in the event of an alarm, an interrupt signal (FINT) which is supplied to the upper hierarchical level.