Method and system for automatically assigning memory modules of different predetermined capacities to contiguous segments of a linear address range

• US 4,908,789 A
• Filed: 04/01/1987
• Issued: 03/13/1990
• Est. Priority Date: 04/01/1987
• Status: Expired due to Fees

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Peterson, David L., Blokkum, Dag R., Morozink, Lee J., Johns, Charles R.
• Primary Examiner(s): Shaw, Gareth D.
• Assistant Examiner(s): Fitzgerald, Joseph T.
• Application Number:
  US07/034,236
• Time in Patent Office: 1,077 Days
• Field of Search: 364/200, 364/900
• US Class Current: 711/172
• CPC Class Codes: G06F 12/0653 with centralised address assignment
• CPC Class Codes: G06F 12/0684 with feedback, e.g. presence or absence of unit detected by addressing, overflow detection

Abstract

A method and system for addressing memory of an information handling system in which the memory comprises a plurality of memory banks, each of which can support a plurality of different predetermined size memory modules. The sizes of the different modules are multiples of the module having the smallest size. In the embodiment described, two different sizes are employed, a 256K capacity module and a 1 Meg. capacity module, either of which can be installed in 1 of 4 memory banks. The maximum addressable address range is therefore 4 Meg. while the minimum memory is 256K. The address range can be increased in increments of 256K corresponding to 1 segment to a total of 16 contiguous segments or 4 Meg. A memory address bus comprising 22 lines is employed in the system. The 20 low order lines address each bank simultaneously. A converter converts the 4 high order address bits 22-19 to 16 sequentially ordered segment lines. A matrix of similar logic cells consisting of combinatorial logic processes each segment line to develop memory bank select signals in accordance with size signals obtained from the modules and supplied to the cells in the first row of the matrix which then provide modified size signals to remaining cells in the respective columns of the matrix. Contiguous address segments are provided from the minimum to the maximum range for every possible combination of memory modules installable in the four banks.

Claims

1. A memory sub-system for an information handling system for automatically creating a linear address range from a plurality of memory arrays installed in a plurality of simultaneously addressable memory banks, regardless of the number and type of said installed arrays, where each different said type of installed array has a different maximum number of addressable storage locations where each said maximum number is an even multiple of the smallest said maximum number, said range comprising a plurality of contiguous segments each of which comprises the same predetermined number of addressable locations, the maximum permissible number of said contiguous segments in said linear address range being a function of the number of said banks and the ratio of address capacities of the arrays having the largest and smallest capacity, said information handling system having a data bus comprising a pre-established number D of data lines and a memory address bus having a total number (H+L) of address lines for addressing said address range, said sub-system comprising,

a plurality of said memory banks each of which is addressed simultaneously by a number L of low order memory bus address lines, said number L being determined by the array type having the largest said maximum number of said addressable storage locations of any said array types that are supported by said sub-system,

means for developing at each said bank, size signals to indicate the type of array that is installed in said bank,

means for generating from selected high order address bus lines a plurality of segment identifying signals corresponding in number to at least said maximum permissible number of said contiguous segments, and

logic means including a plurality of interrelated logic cells each of which includes a plurality of logic elements interrelated in a predetermined combinatorial circuit for assigning said addressable locations of the array installed in each said bank to contiguous said segments of said linear range in response to said segment identifying signals supplied to said logic cells and in accordance with said array size signals for said installed arrays.

2. The memory sub-system set forth in claim 1 in which said means for generating further includes a converter having input terminals connected to said selected high order lines of said address bus for converting an input signal on said selected address lines into a number of different output signals corresponding to said number of segments, and output terminals, each of which outputs a different one of said output signals, and means for connecting said output terminals to a different one of said logic cells.

3. The memory sub-system set forth in claim 2 in which said logic means, further includes, means for interconnecting said plurality of cells in a matrix having a plurality of rows corresponding to said plurality of output terminals and a plurality of columns each of which is associated with a different one of said ordered banks, and means for supplying said plurality of output signals to the first said cell in different said rows of said matrix.

4. The memory sub-system set forth in claim 3 in which said plurality of columns of logic cells are ordered in a sequence which corresponds to the sequence in which said banks are ordered.

5. The memory sub-system set forth in claim 4 in which at least two different array types are installed in said ordered banks, with one said array type having an address capacity which is "M" times the address capacity of said other array type, and said first column of said matrix comprises a first group of "M" cells positioned in the first "M" rows of said matrix and said size signals for said first bank are supplied to the first said cell in the first of said "M" rows, and said first "M" output terminals of said converter are connected respectively to said "M" cells in said first group.

6. The memory sub-system set forth in claim 5 in which said first column contains one group of "M" cells and each succeeding column in said matrix contains one more group of "M" cells than the next preceding column, and said remaining groups of "M" output terminals of said converter are connected respectively in sequence to the last said group of "M" cells in each of said remaining columns.

7. The memory sub-system set forth in claim 6 in which said memory modules comprise static RAM type modules, each of which include a plurality of address pins corresponding to said number L where address capacity of the largest capacity module is 2^L and in which L said address lines of said address bus are connected to said L address pins.

8. The memory sub-system set forth in claim 6 in which said memory modules comprise dynamic RAM type modules, each of which include a plurality of address pins where the address capacity of the largest capacity module is 2^2K and in which 2 groups of K address lines of said address bus are connected sequentially to K said address pins to allow 2K address bits of an input address to sequentially address each said bank, and other said bits of said input address from said address bus are processed to develop Row Address Select and Column Address Select select signals for one of said banks.

9. The memory sub-system set forth in claim 8 further including multiplexing means for sequentially connecting first and second groups of said K address lines to said modules.

10. A method for use in a memory sub-system having a plurality of ordered memory banks for automatically assigning a plurality of memory arrays installed in said banks to an address range of an information handling system, said arrays having different address capacities, said range having a maximum permissible number of contiguous address segments determined by the number of said banks and the ratio of address capacities of the arrays having the largest and smallest capacity, each said segment having a plurality of addressable locations corresponding to the number of addressable locations in said array having said smallest capacity, said banks being addressed concurrently during a memory addressing operation by a plurality of low order memory bus address lines sufficient to generate the number of memory addresses corresponding to the number of address locations in the array having the greatest address capacity which is supported by said sub-system, said method comprising the steps of,

(A) determining said ratio of the address capacities of the array with the largest capacity and the array with the smallest capacity,

(B) developing at each said bank, a size signal indicating the address capacity of said array installed in said bank,

(C) converting high order address bus signals to a plurality of sequentially ordered segment identifying signals during a memory addressing operation, the number of which is determined by the number of said banks and said ratio, and

(D) processing with predetermined combinatorial logic cells, said segment identifying signals in sequential order with said size signals from said plurality of ordered banks during said memory addressing operation to select one of said banks which causes the address location in said array installed in said selected bank to be addressed by said low order memory bus lines regardless of the placement of said arrays relative to said ordered banks.

11. The method set forth in claim 10 in which said memory bus has at least 22 address lines and said address range extends from 0 to 4 Meg. individual addressable storage locations, said sub-system has 4 memory banks which are addressed simultaneously by 20 said address lines so that each said bank can accommodate one of a plurality of different array types, where the array type having the maximum capacity does not exceed 1 Meg. of storage locations and the array type having the minimum storage capacity is not less than 256K storage locations, to thereby provide in said address range a maximum of 16 different contiguous address segments, each of which contains 256K contiguous address locations depending on the number and type of said memory arrays actually installed in said banks, in which said steps of;

(A) determining includes the further step of determining said integer is equal to 4,

(B) converting includes the step of converting four memory bus address lines 22-19 into 16 said sequentially ordered segment lines,

(C) developing includes the further step of developing at least 3 size signals for each of said banks which indicate the size of said arrays installed, if any, in each said bank, and

(D) processing includes the further steps of first,

(1) logically processing the size signal from said first bank with said first segment line to develop three separate output signals A, B and C indicating that said first line segment has been assigned to the first bank when signal A is active, that said first line segment is available for assignment to the remaining said banks when signal B is active and the size of any remaining address range that is available in the memory array in said first bank for assignment to the succeeding 3 segment lines when signal C is active, and

(2) then logically processing said C output signal with said second segment line to develop a C'"'"' signal corresponding in function to said C signal, and also logically processing said A and B signals with the size signal from said second bank to develop three separate signals corresponding in function to signals A, B and C,

(3) and repeating the logical processing steps set forth above for each of said 16 segment lines, whereby said segment lines are assigned to said banks in a sequential fashion to provide a contiguous address range of a size corresponding to the sum of the capacities of said individual arrays regardless of the order said arrays of different capacities are installed in said banks.