×

10 Gigasample/sec two-stage analog storage integrated circuit for transient digitizing and imaging oscillography

  • US 4,922,452 A
  • Filed: 11/16/1987
  • Issued: 05/01/1990
  • Est. Priority Date: 11/16/1987
  • Status: Expired due to Term
First Claim
Patent Images

1. A high speed data acquisition system for storing a succession of sampled values of an analog signal comprising analog signal input means and analog signal output means, a first analog bus connected to said input means and a second analog bus connected to said output means, a storage array comprising a plurality of cells arranged in rows and columns, row clock means coupled to said array for selectively activating each row of said array, column clock means coupled to said array for selectively activating each column of said array, said analog signal being directly coupled to said array to supplying said signal to the cells of said array, each of said cells comprising a first, capture section responsive to said row and column clock means for capturing one of said sample values at high speed, a storage section for holding said captured sample value for a relatively longer period than said capture section, an output buffer for transferring said captured sample to said analog signal output means, and transfer means for transferring said captured sample from said capture section to said storage section, whereby a very high speed sample of said analog signal may be taken by said capture section, said sample thereafter being transferred to said storage section.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×