×

Sea clutter suppression radar

  • US 4,928,131 A
  • Filed: 09/07/1988
  • Issued: 05/22/1990
  • Est. Priority Date: 09/17/1987
  • Status: Expired due to Term
First Claim
Patent Images

1. Sea clutter suppression radar comprising:

  • (a) at least one antenna for simultaneously sending horizontally and vertically polarized RF waves;

    (b) first and second detectors for respectively detecting IF signals of horizontally and vertically polarized components of reflected RF waves and for providing outputs corresponding thereto;

    (c) third and fourth detectors for respectively detecting IF signals of the vector sum and vector difference between said horizontally and vertically polarized components and for providing outputs corresponding thereto;

    (d) a first subtracter for subtracting an absolute value of a difference between said outputs from said first and second detectors, from a sum of said outputs from said first and second detectors;

    (e) a second subtracter for subtracting said output from said fourth detector, from said output from said third detector;

    (f) a polarity signal generator for generating an output which is a binary signal according to a selected logic combination of results of a plurality of comparisons between;

    (1) each of a plurality of voltages proportional to a fraction of said output of said first subtracter and a plurality of voltages proportional to a fraction of an inverted output of said first subtracter and;

    (2) said output from said second subtracter;

    (g) a first means for providing an output equal to an absolute value of a difference between said outputs of said first and second detectors;

    (h) a third subtracter for providing an output equal to a difference between said output of said first means and said output of said third detector;

    (i) a fourth subtracter for providing an output equal to a difference between said output of said first means and said output of said fourth detector;

    (j) an adder for adding said outputs of said third and fourth subtracters; and

    (k) a polarity conversion circuit for selectively converting a polarity of an output from said adder in accordance with said output from said polarity signal generator.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×