×

Segmentable parallel bus for multiprocessor computer systems

  • US 4,933,838 A
  • Filed: 06/03/1987
  • Issued: 06/12/1990
  • Est. Priority Date: 06/03/1987
  • Status: Expired due to Fees
First Claim
Patent Images

1. A method of data processing comprising the steps of:

  • (a) connecting a first plurality of processing units to one another in series by means of a first bus segment,(b) connecting a second plurality of processing units to one another in series by means of a second bus segment electrically isolated from said first bus segment,(c) providing a plurality of spare processing units,(d) connecting each of said first and second plurality of processing units and said spare plurality of processing unit to one another by means of a global transmission bus,(e) performing a first task using said first plurality of processing units, said first task involving the step of transferring data between said first plurality of processing units,(f) simultaneously with step (e), performing a second task using said second plurality of processing units, said second task involving the step of transferring data between said second plurality of processing units, said first and second tasks being independent of one another,(g) detecting a faulty processing unit of said first plurality of processing units,(h) disconnecting said faulty processing unit from accessing said first bus segment,(i) by means of said global transmission bus, reconfiguring said first plurality of processing units to include an additional processing unit taken from said second plurality of processing units, and(j) by means of said global transmission bus, reconfiguring said second plurality of processing units to exclude said additional processing unit and to include one of said spare processing units.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×