Optimized E.sup.2 pal cell for minimum read disturb
First Claim
1. Non-volatile memory apparatus comprising an array (100) of memopry cells (110), each of said cells in said array comprising a floating gate tunnel capacitor (130), said array being organized into N words of M cells each, said array further having an input term for each of said words, a write select line for each of said words, a product term for each corresponding cell in all of said words and a write data line for each corresponding cell in all of said words, said input term for each given one of said words being distinct from said write select line for said given one of said words.
4 Assignments
0 Petitions
Accused Products
Abstract
A four device cell is disclosed for an electrically erasable programmable logic device. The four devices include a floating gate tunnel capacitor, a floating gate read transistor having its floating gate and control gate connected respectively to the floating gate and control gate of the tunnel capacitor, a read select transistor for selectively coupling the drain of the floating gate read transistor to a product term output in response to an input term, and a write select transistor for selectively coupling the drain of the floating gate tunnel capacitor to a write data line in response to the signal on a write select line. During sensing, the control gates of all the floating gate tunnel capacitors are kept at a constant voltage Vcg. The drains of all of the floating gate tunnel capacitors are also kept at a constant voltage VWDL chosen to minimize read disturb on the tunnel capacitor. Preferably VWDL =Vcg ·VWDL is applied to the drain of the floating gate tunnel capacitor by applying VWDL to all the write data lines and applying at least VWDL +VT to all the write select lines of the array.
38 Citations
8 Claims
- 1. Non-volatile memory apparatus comprising an array (100) of memopry cells (110), each of said cells in said array comprising a floating gate tunnel capacitor (130), said array being organized into N words of M cells each, said array further having an input term for each of said words, a write select line for each of said words, a product term for each corresponding cell in all of said words and a write data line for each corresponding cell in all of said words, said input term for each given one of said words being distinct from said write select line for said given one of said words.
-
8. Non-volatile memory apparatus comprising an array (100) of memory cells (110), said array being organized into N words of M cells each, said array further having an input term for each of said words, a write select line for each of said words, a product term for each corresponding cell in all of said words and write data line for each corresponding cell in all of said words, said input term for each given one of said words being distinct from said write select line for said given one of said words, each of said cells in said array comprising:
-
a floating gate tunnel capacitor (130) having a drain (134), a floating gate (138), and a control gate (136); a floating gate read transistor (140) having a source (142), a drain (144), a floating gate (148) and a control gate (146), said floating gate of said floating gate read transistor in said cell being connected to said floating gate of said tunnel capacitor in said cell and said control gate of said floating gate read transistor in said cell being connected to said control gate of said tunnel capacitor in said cell; a read select transistor (150) having a source (152), a drain (154) and a select gate (156). said source of said read select transistor in said cell being connected to said drain of said floating gate read transistor in said cell, said drain of said read select transistor in said cell being connected to the product term for said cell and said select gate of said read select transistor in said cell being connected to the input for said cell; and a write select transistor (160) having a drain (162), a source (164) and a select gate (166), said source of said write select transistor in said cell being connected to said drain of said tunnel capacitor in said cell, said drain of said write select transistor in said cell being connected to the write data line for said cell and said select gate of said write select transistor in said cell being connected to the write select line for said cell, said apparatus further comprising control circuitry (102) having; a read word output corresponding to and coupled to each of said input terms in said array; a write word output corresponding to and coupled to each of said write select lines in said array; a write data output corresponding to and coupled to each of said write data lines in said array; and a control gate output coupled to the coupled to the control gates of the floating gate tunnel capacitor of all the cells in said array, said control circuitry having at least a cell charge mode, a cell discharge mode and a sense mode, said control circuitry when operating in said cell charge mode providing write select signals on at least selected ones of said write word outputs, providing a high voltage at said control gate output and providing substantially ground potential on at least selected ones of said write data outputs, said control circuitry when operating in said cell discharge mode providing write select signals on at least selected ones of said write word outputs, providing substantially ground potential at said control gate output and providing a high voltage on at least selected ones of said write data outputs, and said control circuitry when operating in said sense mode providing said read select signals at said read word outputs, providing a read potential Vcg at said control gate output, providing said read potential Vcg at all of said data outputs, and providing at all of said write word outputs a potential at least as high as said read potential Vcg plus the VT of one of said write select transistors.
-
Specification