Neural computation by time concentration

• US 4,937,872 A
• Filed: 07/24/1989
• Issued: 06/26/1990
• Est. Priority Date: 04/03/1987
• Status: Expired due to Fees

• Current Assignee: NCR Corporation
• Original Assignee: American Telephone & Telegraph Company (AT&T, Inc.)
• Inventors: Tank, David W., Hopfield, John J.
• Primary Examiner(s): Harkcom, Gary V.
• Assistant Examiner(s): Merecki, John A.
• Application Number:
  US07/384,084
• Time in Patent Office: 337 Days
• Field of Search: 381/41-46, 364/513, 364/513.5, 364/200 MS file, 364/900 MS file, 364/807, 382/10-11, 382/13-15, 382/17-19, 382/30
• US Class Current: 704/232
• CPC Class Codes: G10L 15/16 using artificial neural networks
• CPC Class Codes: G10L 25/00 Speech or voice analysis techniques not restricted to a single one of groups G10L15/00 - G10L21/00 muting semiconductor-based amplifiers when some special characteristics of a signal are sensed by a speech detector, e.g. sensing when no signal is present, H03G3/34

Abstract

Apparatus that solves the problem of pattern recognition in a temporal signal that is subject to distortions and time warp. The arrangement embodying the invention comprises a neural network, an input interconnection network, and a plurality of signal modification circuits. A plurality of input leads delivers a preselected characteristic stimulus to associated signal modification units, and in response to an applied stimulus, each signal modification unit develops a plurality of output signals that begins at the time of stimulus application, rises to a peak, and decays thereafter. The mean time delay of each output (time to reach the peak) is different for each of the modification unit output signals. The outputs of the signal modification units are applied to the input interconnection unit wherein connections are made in accordance with the sequences that are to be recognized.

Claims

1. A system for recognizing at least one pattern comprising:

a plurality of stretchable delay means, each responsive to an applied input signal and each developing a set of different delayed signals, with said different delayed signals in each set differing from each other in delay and duration;

an interconnection network for selectively connecting said delayed signals to a plurality of outputs; and

a network responsive to said plurality of outputs for developing a preselected output signal indicative of recognition of said pattern.

2. The system of claim 1 wherein each of said different delayed signals in said set are developed by transforming said applied input signal with a preselected function having a parameter other than one related to delay that is set to a different value for each of said different delayed signals.

3. The system of claim 1 wherein said input signal applied to each of said stretchable delay means corresponds to a component of said pattern.

4. The system of claim 1 wherein said selectively connecting in said interconnection network is achieved via conductances of a prechosen value that are connected between inputs of said interconnection network and outputs of said interconnection network.

5. The system of claim 1 further including pattern component detection means responsive to an input signal of the system for developing said input signal applied to each of said stretchable delay means corresponding to the detection of said pattern in said input signal of the system.

6. The system of claim 1 wherein said input signal applied to each of said stretchable delay means corresponds to different components of said pattern.

7. A pattern recognition system responsive to a input signal composed of concatenated pattern components, X_m, and developing a plurality of output signals, V_i, comprising:

a feature detector responsive to said input signal for developing output signals D_X.sbsb.m (t-τ

), where m is a selected integer in the range 1 to M, M being an integer, developing and output signal that is 1 when pattern component X_m is present within said input signal at time t=τ and

0 otherwise, τ

being a selected constant,

an M plurality of conditioners, each responsive to one of said D_X.sbsb.m (t-τ

) signals and developing K conditioner output signals, with each of said conditioner output signals being responsive to said D_X.sbsb.m (t=τ

) signal and to f_k (τ

), where k is an integer in the range 1 to K, K being another integer, and f_k (τ

) is a selected stretchable delay function that relates the k^th output signal of a conditioner to the conditioner'"'"'s input signal each of said f_k (τ

) functions being different from each other; and

a decision circuit responsive to output signals of said conditioners that develops an output signal in accordance with an energy function describing the behavior of the circuit that decreases with time during operation of said decision circuit and includes the component ##EQU8## where T_i X_m ;

k is a constant having a contributing value when X_m with delay provided by f_k (τ

) contributes to the activation of said signal V_i as part of said pattern recognition, and having a noncontributing value otherwise.

8. The system of claim 7 wherein said contributing value is a 1 and said noncontributing value is 0.