Isolation of insulated-gate field-effect transistors
First Claim
1. A semiconductor device comprising a semiconductor substrate having a first portion, a second portion and a third portion arrayed therein laterally and adjacently in this order, a first thin insulator film projecting from a surface of said substrate down into said substrate and interposed between said first portion and said second portion of said substrate, a second thin insulator film projecting from the surface of said substrate down into said substrate more deeply than said first thin insulator film and interposed between said second portion and said third portion of said substrate, a first region of one conductivity type formed at the upper surface of said second portion of said substrate and extending laterally between said first and second thin insulator films a second region of said one conductivity type buried within said second portion of said substrate under said first region and extending in the depthwise direction more deeply than said first thin insulator film and more shallowly than said second thin insulator film, a third region of the opposite conductivity type formed in said second portion of said substrate and interposed in the depthwise direction between said first region and said second region, said third region laterally extending between said first and second thin insulator films, a fourth region formed in said third portion of said substrate so as to contact with said second thin insulator film and to face said third region via said second thin insulator film, said fourth region being isolated from said first, second and third regions by said second thin insulator film, and a fifth region of said one conductivity type formed in said first portion of said substrate and electrically connected to said second region under said fist thin insulator film, said fifth region being electrically isolated from said first region by said first thin insulator film, said first region working as one of a source and a drain of a vertical MOS transistor of one conductivity type channel, said second region working as the other of the source and the drain of said vertical MOS transistor, said fourth region working as the gate of said vertical MOS transistor, and said fifth region serving for electrical connection to said second region.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor device and a method of fabricating the same wherein a semiconductor substrate of one conductivity type is formed of three laterally arrayed portions by providing two trenches in the substrate and filling them with first and second epitaxial layers of an opposite conductivity type. A buried layer of the opposite conductivity type is formed within the substrate. First and second insulator films are provided on the side walls of both trenches. The first portion of the substrate has a first region of one conductivity type. A second region of the one conductivity type is buried within the substrate. A third region of the opposite conductivity type is interposed in the direction of substrate depth between the first and second insulator films. The portion of the substrate includes a fourth region isolated from the first to third regions by the first insulator film. The third portion of the substrate includes a fifth region of the one conductivity type electrically connected to the second region. The first, second and fourth region work as one and the other of drain and source regions, and the gate of a vertical MOS transistor, respectively, and the fifth region is used for electrical connection to the buried second region.
-
Citations
5 Claims
- 1. A semiconductor device comprising a semiconductor substrate having a first portion, a second portion and a third portion arrayed therein laterally and adjacently in this order, a first thin insulator film projecting from a surface of said substrate down into said substrate and interposed between said first portion and said second portion of said substrate, a second thin insulator film projecting from the surface of said substrate down into said substrate more deeply than said first thin insulator film and interposed between said second portion and said third portion of said substrate, a first region of one conductivity type formed at the upper surface of said second portion of said substrate and extending laterally between said first and second thin insulator films a second region of said one conductivity type buried within said second portion of said substrate under said first region and extending in the depthwise direction more deeply than said first thin insulator film and more shallowly than said second thin insulator film, a third region of the opposite conductivity type formed in said second portion of said substrate and interposed in the depthwise direction between said first region and said second region, said third region laterally extending between said first and second thin insulator films, a fourth region formed in said third portion of said substrate so as to contact with said second thin insulator film and to face said third region via said second thin insulator film, said fourth region being isolated from said first, second and third regions by said second thin insulator film, and a fifth region of said one conductivity type formed in said first portion of said substrate and electrically connected to said second region under said fist thin insulator film, said fifth region being electrically isolated from said first region by said first thin insulator film, said first region working as one of a source and a drain of a vertical MOS transistor of one conductivity type channel, said second region working as the other of the source and the drain of said vertical MOS transistor, said fourth region working as the gate of said vertical MOS transistor, and said fifth region serving for electrical connection to said second region.
- 3. The semiconductor device as claimed in claimed 2, wherein said first thin insulator film includes an insulator film formed on one of sidewalls of said first trench and said second thin insulator film includes an insulator film formed on one of sidewalls of said second trench.
Specification