Sample rate conversion system having interpolation function with phase locked clock
First Claim
1. A sample rate conversion circuit for converting first digital data processed by a first clock signal having a first frequency into digital data processed by a second clock signal having a second frequency, comprising:
- ring oscillator means, having a predetermined number of voltage-controlled gate delay elements connected to each other in the form of a loop, for outputting polyphase delay clock signals and a predetermined self-excited oscillation signal;
phase-locking means for applying a control voltage corresponding to a phase difference between the first clock signal and the self-excited oscillation signal to each of said voltage-controlled gate delay elements so as to phase-lock the first clock signal with the self-excited oscillation signal output from said ring oscillator means;
latch means for latching the polyphase delay clock signals output from said ring oscillator means in accordance with the second clock signal;
interpolation coefficient generating means for generating an interpolation coefficient corresponding to phase data between the first and second clock signals in accordance with the polyphase delay clock signals latched by said latch means; and
interpolating means for interpolating two adjacent data of the first digital data by using the interpolation coefficient generated by said interpolation coefficient generating means and outputting the interpolated data as the second digital data.
1 Assignment
0 Petitions
Accused Products
Abstract
A sample rate conversion circuit converts first digital data processed by a first clock signal having a first frequency into digital data processed by a second clock signal having a second frequency. A ring oscillator has a predetermined number of voltage-controlled gate delay elements connected to each other in the form of a loop so as to output polyphase delay clock signals and a predetermined self-excited oscillation signal. A phase-locking circuit applies a control voltage corresponding to a phase difference between the first clock signal and the self-excited oscillation signal to each of the voltage-controlled gate delay elements so as to phase-lock the first clock signal with the self-excited oscillation signal output from the ring oscillator. A latch circuit latches the polyphase delay clock signals output from the ring oscillator in accordance with the second clock signal. An interpolation coefficient generator generates an interpolation coefficient corresponding to phase data between the first and second clock signals in accordance with the polyphase delay clock signals latched by the latch circuit. An interpolating circuit interpolates two adjacent data of the first digital data by using the interpolation coefficient generated by the interpolation coefficient generator and outputting the interpolated data as the second digital data.
55 Citations
17 Claims
-
1. A sample rate conversion circuit for converting first digital data processed by a first clock signal having a first frequency into digital data processed by a second clock signal having a second frequency, comprising:
-
ring oscillator means, having a predetermined number of voltage-controlled gate delay elements connected to each other in the form of a loop, for outputting polyphase delay clock signals and a predetermined self-excited oscillation signal; phase-locking means for applying a control voltage corresponding to a phase difference between the first clock signal and the self-excited oscillation signal to each of said voltage-controlled gate delay elements so as to phase-lock the first clock signal with the self-excited oscillation signal output from said ring oscillator means; latch means for latching the polyphase delay clock signals output from said ring oscillator means in accordance with the second clock signal; interpolation coefficient generating means for generating an interpolation coefficient corresponding to phase data between the first and second clock signals in accordance with the polyphase delay clock signals latched by said latch means; and interpolating means for interpolating two adjacent data of the first digital data by using the interpolation coefficient generated by said interpolation coefficient generating means and outputting the interpolated data as the second digital data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A sample rate conversion system comprising:
-
a first digital data processing system for sampling input data in accordance with a first clock signal having a first frequency; a second digital data processing system for sampling input data in accordance with a second clock signal having a second frequency; and sample rate converting means for receiving the data sampled by said first digital data processing system, converting the data into data having a sample rate matched with said second digital data processing system, and outputting the converted data, said sample rate conversion means further comprising; phase-locking oscillation means for outputting polyphase delay clock signals phase-locked with the first clock signal, interpolation coefficient generating means for obtaining phase data between the first and second clock signals by receiving the polyphase delay clock signals output from said phase-locking oscillation means in response to the second clock signal, and generating an interpolation coefficient corresponding to the phase data, and interpolating means for interpolating two adjacent data received from said first digital data processing system in accordance with the interpolation coefficient generated by said interpolation coefficient generating means, and supplying the interpolated data to said second digital data processing system. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17)
-
Specification