Integrated telecommunication system with improved digital voice response

• US 4,955,054 A
• Filed: 10/05/1988
• Issued: 09/04/1990
• Est. Priority Date: 10/05/1988
• Status: Expired due to Term

• Current Assignee: Vicorp Holding Company LLC
• Original Assignee: Precision Software
• Inventors: Murdock, Michael, McCormack, Michael, Boyd, Ferrell W. Jr., Darbee, Paul
• Primary Examiner(s): BROWN, THOMAS
• Application Number:
  US07/253,470
• Time in Patent Office: 699 Days
• Field of Search: 379/88, 379/89, 379/94, 379/98, 379/269, 379/58.3, 379/58.2, 379/68.1, 370/61, 370/62, 370/58
• US Class Current: 379/269
• CPC Class Codes: H04M 3/50 Centralised arrangements for answering calls; Centralised arrangements for recording messages for absent or busy subscribers H04M3/487 takes precedence; centralised dictation systems H04M11/10; Centralised arrangements for recording messages
• CPC Class Codes: H04Q 11/0407 using a stored programme control

Abstract

An integrated telecommunication system for multiple telephone line response and processing having a plurality of interface circuits, each of which is adapted to control the physical connection to a plurality of telephone line channels, control communication on a group of telephone line channels connected thereto. Each interface circuit includes a high speed interface microprocessor and a first data storage associated therewith. A first bus system interconnects the plurality of interface processor circuits to signal processor circuits. Each signal processor module includes a cross-point switch and a high speed digital signal microprocessor for analyzing the incoming signals and compressing the data therein, a second data storage associated therewith, and one or more of a plurality of telecommunication function circuits controlled thereby. A multi-bus system connects each of the plurality of interface processors to each of the plurality of signal processor circuits and to a main system control processor and a third data storage. The high speed processing requirements of each group of telephone lines is performed by the respective interface control processor and a digital signal microprocessor and main system control processor selectively controls the storage of data in the first, second and third data storages and intercommunication functions between the plurality of interface processor circuits and the plurality of signal processor circuits and the function circuits controlled thereby.

Claims

1. An integrated telecommunication system for multiple telephone line response and processing comprising:

a plurality of interface processor circuits, each of which is adapted to control the physical connection to a plurality of telephone line channels and control communication on a group of said telephone line channels connected thereto. each said interface circuit including a high speed interface control microprocessor and a first data storage associated therewith,

a plurality of signal processor circuit means, each said signal processor circuit means including crosspoint switch means for receiving multiple line mutiple channel inputs and producing corresponding multiple line multiple channel outputs, and a high speed digital signal microprocessor for analyzing the incoming signals and compressing the data therein, and a second data storage associated therewith, for controlling one or more telecommunication function circuits,

a main system control microprocessor,

a first bus system for connecting said plurality of interface processor circuits to said plurality of signal processor circuit means, and

a second bus system for connecting each of said plurality of interface processor circuits to each of said plurality of signal processor circuit means and to said main system control microprocessor,

whereby the high speed processing requirements of each said group of telephone lines is performed by said interface processor circuits and said digital signal microprocessor and said main system control microprocessor controls the storage of data in said first and second data storages and intercommunication functions between said plurality of interface processor circuits and said plurality of signal processor circuit means and said one or more telecommunication function circuits controlled thereby.

2. The integrated telecommunication system defined in claim 1 wherein each of said plurality of interface processor circuits includes a telephone line interface circuit chip, a call progress interface chip and a facility data link chip and means connecting said interface circuit chip, call progress interface chip and said facility data link chip to said high speed interface control microprocessor, and means to supply a program to said high speed interface control microprocessor.

3. The integrated telecommunication system defined in claim 1 including a permanent data storage means and means connecting said permanent data storage means to said main system control microprocessor.

4. An integrated telecommunication system for multiple telephone line response and processing comprising:

a plurality of interface processor circuits, each of which is adapted to control the physical connection to a plurality of telephone line channels, and control communication on a group of said telephone line channels connected thereto, and each interface processor circuit including a high speed interface control microprocessor, respectively,

a plurality of signal processor circuit means, each said signal processor circuit means including crosspoint switch means for receiving multiple line multiple channel inputs and producing corresponding multiple line multiple channel outputs, and a high speed digital signal microprocessor for analyzing the incoming signals and compressing the data therein, and one or more telecommunication function circuit means controlled thereby,

a main system control microprocessor, and data storage means connected thereto,

a first bus system for connecting said plurality of interface processor circuits to said plurality of signal processor circuit means, and

a second bus system for connecting each of said plurality of interface processor circuits to each of said plurality of signal processor circuit means and to said main system control microprocessor,

whereby the high speed processing requirements of said group of telephone line channels is performed by said interface processor circuits and said digital signal microprocessor and said main system control microprocessor controls the storage of data in said data storage means and intercommunication functions between said plurality of interface processor circuits and said plurality of signal processor circuit means and said telecommunication function circuit means controlled thereby.

5. The integrated telecommunication system defined in claim 4 wherein each of said plurality of interface processor circuits includes a telephone line interface circuit chip, a call progress interface chip and a facility data link chip and means connecting said interface circuit chip, call progress interface chip and said facility data link chip to said high speed interface control microprocessor, and means to supply a program to said high speed interface control microprocessor.