×

Multi channel digital random access recorder-player

  • US 4,963,866 A
  • Filed: 03/27/1989
  • Issued: 10/16/1990
  • Est. Priority Date: 03/27/1989
  • Status: Expired due to Fees
First Claim
Patent Images

1. A multi-channel digital random access recorder-player comprising:

  • an analog filter for receiving and filtering an analog signal to produce an analog filter output signal;

    a digital filter for digitally filtering said analog filter output signal to produce a digital filter output signal;

    an analog to digital converter coupled to said digital filter for converting said digital filter output signal to a digital signal;

    logic control means coupled to said analog to digital converter for controlling said recorder-player;

    clocking means coupled to said logic control means for generating at least one clocking frequency signal;

    memory means coupled to said logic control means having a plurality of channels, each of said channels having a plurality of memory boards for storing data;

    addressing means coupled to said memory means for assigning a unique binary address to each of said channels and to each of said memory boards of said memory means;

    external control means coupled to said logic control means for selecting one of a record mode and a playback mode of operation for said recorder-player and for selecting binary address corresponding to a selected one of said binary addresses of said channels and for selecting a binary address corresponding to a selected one of said binary addresses of said memory boards;

    comparator means for comparing said binary address selected by said external control means with each one of said binary addresses of said channels and with each one of said binary addresses of said memory boards, such that the one of said binary addresses of said channels corresponding to said binary address of said channel selected by said external control is detected and such that the one of said binary addresses of said memory boards corresponding to said binary address of said memory board selected by said external control is detected; and

    memory enabling means coupled to said memory means and to said logic control means for enabling said channel and said memory board having said addresses corresponding to said addresses of said channel and said memory board selected by said external control, such that data from said logic control is recorded in said enabled channel and memory board when said external control means selects said record mode of operation.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×