Cellular telephone apparatus
First Claim
Patent Images
1. A cellular telephone apparatus comprising:
- a duplex transceiver;
a logic unit comprising a data processor operable at a first clock frequency coupled to the transceiver for processing data received by or to be transmitted by the transceiver and a microcontroller operable at a second clock frequency higher than said first clock frequency coupled to the data processor for utilizing data produced by the data processor and for providing data to the data processor by the transceiver for transmission;
a clock generator for supplying a first clock signal to the microcontroller; and
means coupled to said clock generator for generating a second clock signal which is supplied to the data processor, the second clock signal being of lower frequency than, and in synchronism with, the first clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A cellular telephone apparatus in which several functions such as decoding and encoding data signals, detecting the busy/idle bit and transponding the SAT signal, are carried out by a CMOS data processor (20) which is separate from a CMOS micro-controller (34). The data processor (20) can be operated at a lower clock frequency (1.2 MHz) than the micro-controller (34) which enables current to be saved compared to processing these functions in software using the micro-controller.
-
Citations
12 Claims
-
1. A cellular telephone apparatus comprising:
-
a duplex transceiver; a logic unit comprising a data processor operable at a first clock frequency coupled to the transceiver for processing data received by or to be transmitted by the transceiver and a microcontroller operable at a second clock frequency higher than said first clock frequency coupled to the data processor for utilizing data produced by the data processor and for providing data to the data processor by the transceiver for transmission; a clock generator for supplying a first clock signal to the microcontroller; and means coupled to said clock generator for generating a second clock signal which is supplied to the data processor, the second clock signal being of lower frequency than, and in synchronism with, the first clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
Specification