×

Multiplexed synchronous/asynchronous data bus

  • US 4,972,432 A
  • Filed: 01/27/1989
  • Issued: 11/20/1990
  • Est. Priority Date: 01/27/1989
  • Status: Expired due to Term
First Claim
Patent Images

1. A master data device employing a data transmission bus including three communications lines for transmitting a first data message from the master data device to a second data device at a first rate of data transfer and for transmitting a second data message from the master data device to the second data device at a second rate of data transfer, each of the two data messages having a plurality of binary bits each bit having either a binary zero state or a binary one state for a period of time which is related to the data transfer rate, the master data device comprising:

  • means for applying a first binary state to a first and a second of the three communications lines before and after said first data message;

    means for coupling the first data message to said first and second of the three communications lines;

    means for applying a second binary state to said first of the three communications lines when the first data message is not being transmitted; and

    means for applying the binary bits of the second data message to said third of the three communications lines while said second binary state is applied to said first of the three communications lines.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×