×

Method of assembling stacks of integrated circuit dies

  • US 4,984,358 A
  • Filed: 06/18/1990
  • Issued: 01/15/1991
  • Est. Priority Date: 03/10/1989
  • Status: Expired due to Term
First Claim
Patent Images

1. A method for assembling a stack of integrated circuit dies, comprising:

  • making holes through a wafer having a plurality of integrated circuit dies in which the dies include pads thereon connected to integrated circuits in the dies, said holes being placed between the dies and adjacent the pads;

    placing a layer of insulating material over the wafer and in the outer periphery of the holes;

    adding an electrically conductive connection between the top of each pad and the inside of the insulating material in an adjacent hole;

    separating the plurality of dies from each other along lines extending through the holes between the dies; and

    connecting a plurality of dies by an electrical interconnection between the electrically conductive connections on the inside of the cut holes of the dies.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×