×

Personal computer bus interface chip with multi-function address relocation pins

  • US 4,991,085 A
  • Filed: 04/13/1988
  • Issued: 02/05/1991
  • Est. Priority Date: 04/13/1988
  • Status: Expired due to Term
First Claim
Patent Images

1. An integrated circuit for use in connecting a peripheral device to a microchannel bus, said microchannel bus including command and status lines, a channel reset line, bus arbitration control lines, including a preempt line, a arbitrate/grant line and four arbitration bus priority level (ARB) lines, address lines, data lines, a refresh line, and a channel ready line, said integrated circuit comprising:

  • command decode means, coupled to said command and status lines, for generating memory read, memory write, I/O read and I/O write output signals;

    a plurality of programmable option select (POS) registers;

    register control logic means, coupled to a plurality of said command and status lines, for generating read and write signals for said POS registers;

    a plurality of multifunction pins;

    a plurality of comparators having first inputs coupled to selected ones of said POS registers, second inputs coupled to a group of pins of a first portion of said multifunction pins, and outputs coupled to a second portion of said multifunction pins; and

    pin mode control means, responsive to a pin mode input, for coupling said first portion of said multifunction pins to said second comparator inputs and coupling said comparator outputs to said second portion of multifunction pins in a first mode, for providing a first number of said POS register read and write signals to a first number of said multifunction pins in place of a first member of said comparator outputs in a second mode, and for providing a second number, greater than said first number, of said POS register read and write signals to said multifunction pins in a third mode.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×