Flash-successive approximation analog-to-digital converter
First Claim
Patent Images
1. A flash-successive approximation analog-to-digital converter for inputting an analog input signal and outputting n bits of digital output data which correspond to said analog input signal, comprising:
- an n/2 bit flash conversion circuit for sampling said analog input signal and outputting a first digital signal comprising the most significant n/2 bits of said digital output data which correspond to said analog input signal, and a first analog signal comprising an analog voltage level which corresponds to said first digital signal; and
an n/2 bit successive approximation conversion circuit for subtracting said first analog signal from said analog input signal, and for outputting a second digital word comprising the least significant n/2 bits of said digital output data which corresponds to said analog input signal.
0 Assignments
0 Petitions
Accused Products
Abstract
This invention relates to a flash-successive approximation analog-to-digital converter combining the low speed, high resolution successive approximation method of conversion with the high speed, low resolution flash method of conversion, which provides the advantages of higher conversion speed with no increased conversion error.
36 Citations
3 Claims
-
1. A flash-successive approximation analog-to-digital converter for inputting an analog input signal and outputting n bits of digital output data which correspond to said analog input signal, comprising:
-
an n/2 bit flash conversion circuit for sampling said analog input signal and outputting a first digital signal comprising the most significant n/2 bits of said digital output data which correspond to said analog input signal, and a first analog signal comprising an analog voltage level which corresponds to said first digital signal; and an n/2 bit successive approximation conversion circuit for subtracting said first analog signal from said analog input signal, and for outputting a second digital word comprising the least significant n/2 bits of said digital output data which corresponds to said analog input signal. - View Dependent Claims (2, 3)
-
Specification