Semiconductor integrated circuit and method of manufacturing the same
First Claim
Patent Images
1. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
- forming, on a semiconductor chip, a plurality of cell arrays including at least one cell array having at least one main cell and at least one feed-through cell;
arranging a plurality of clock driver cells on said plurality of cell arrays so that at least one of said clock driver cells is provided in each of said cell arrays;
determining the number of said main cells in each of said cell arrays which are to be driven by said clock driver cells;
detecting the maximum number of said main cells which it is determined are to be driven in the above step;
calculating the difference between the detected maximum number of said main cells and the total number of said main cells included in each of said cell arrays; and
connecting, to said clock driver cells, said feed-through cells, the number of which corresponds to the calculated difference, so that loads imposed on said clock driver cells are made substantially uniform.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor integrated circuit device comprises a plurality of cell arrays including at least one cell array having main and one feed-through cells, and a plurality of clock driver cells provided on the cell arrays. The feed-through cells are selectively connected to the clock driver cells so that loads imposed to the clock driver cells are made substantially uniform.
27 Citations
10 Claims
-
1. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
-
forming, on a semiconductor chip, a plurality of cell arrays including at least one cell array having at least one main cell and at least one feed-through cell; arranging a plurality of clock driver cells on said plurality of cell arrays so that at least one of said clock driver cells is provided in each of said cell arrays; determining the number of said main cells in each of said cell arrays which are to be driven by said clock driver cells; detecting the maximum number of said main cells which it is determined are to be driven in the above step; calculating the difference between the detected maximum number of said main cells and the total number of said main cells included in each of said cell arrays; and connecting, to said clock driver cells, said feed-through cells, the number of which corresponds to the calculated difference, so that loads imposed on said clock driver cells are made substantially uniform. - View Dependent Claims (2, 3)
-
-
4. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
-
forming, on a semiconductor chip, a plurality of basic-cell arrays including a plurality of basic cells having logical and non-logical cells; arranging a plurality of clock driver cells on said plurality of basic-cell arrays so that at least one of said driver cells is provided in each of said basic-cell arrays; determining the number of said logical cells to be driven by each of said clock driver cells; detecting the maximum number of the logical cells which it is determined are to be driven in said above step; calculating a difference between the detected maximum number of logical cells and the total number of said basic cells included in each of said basic-cell arrays; and connecting, to said clock driver cells, said non-logical cells, the number of which corresponds to the calculated difference, so that loads imposed to said clock driver cells are made substantially uniform. - View Dependent Claims (5)
-
-
6. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
-
forming, on a semiconductor chip, a plurality of cell arrays each having at least one main cell and a plurality of feed-through cells over which signal lines are selectively run; arranging a plurality of clock driver cells on said plurality of cell arrays so that at least one of said clock driver cells is provided in each of said cell arrays; determining the number of said main cells in each of said cell arrays which are to be driven by each of said clock driver cells; detecting the maximum number of said main cells which it is determined are to be driven in the above step; calculating the difference between the detected maximum number of said main cells and the total number of said main cells included in each of said cell arrays; and connecting, to said clock driver cells, said feed-through cells, the number of which corresponds to the calculated difference, so that loads imposed on said clock driver cells are made substantially uniform.
-
-
7. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
-
forming, on a semiconductor chip, a plurality of cell arrays including at least one cell array having at least one main cell and at least one feed-through cell; arranging a plurality of clock driver cells on each of said plurality of cell arrays; selectively allocating a plurality of regions of each of said cell arrays to said clock driver cells included in the corresponding cell array; determining the number of said main cells to be driven by each of said clock driver cells; detecting the maximum number of said main cells which it is determined are to be driven in the above step; calculating the difference between the detected maximum number of said main cells and the total number of said main cells included in each of said cell arrays; and connecting, to said clock driver cells, said feed-through cells, the number of which corresponds to the calculated difference, so that loads imposed to said clock driver cells are made substantially uniform. - View Dependent Claims (8)
-
-
9. A method of manufacturing a semiconductor integrated circuit device, comprising the steps of:
-
forming, on a semiconductor chip, a plurality of basic-cell arrays including a plurality of basic cells having logical and non-logical cells; arranging a plurality of clock driver cells on said plurality of basic-cell arrays; determining the number of said logical cells to be driven by each of said clock driver cells; detecting the maximum number of logical cells which it is determined are to be driven in said above step; calculating a difference between the detected maximum number of logical cells and the total number of said basic cells included in each of said basic-cell arrays; and connecting, to said clock driver cells, said non-logical cells, the number of which corresponds to the calculated difference, so that loads imposed on said clock driver cells are made substantially uniform. - View Dependent Claims (10)
-
Specification