Modem and data communication system

• US 5,020,077 A
• Filed: 04/21/1989
• Issued: 05/28/1991
• Est. Priority Date: 08/22/1986
• Status: Expired due to Fees

• Current Assignee: Transcom Australia Limited
• Original Assignee: Transcom Australia Limited
• Inventors: Rhodes, Scott A.
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): Chin, Stephen
• Application Number:
  US07/347,885
• Time in Patent Office: 767 Days
• Field of Search: 375/7, 375/8, 375/9, 375/45, 375/80, 375/81, 375/82, 375/88, 329/50, 329/110, 329/122, 455/73, 455/205, 455/208, 379/98
• US Class Current: 375/222
• CPC Class Codes: H04L 27/10 Frequency-modulated carrier systems, i.e. using frequency-shift keying H04L27/32 takes precedence

Abstract

A modem (18) and data communication system (10) particularly for operation in high frequency (HF) media. The modem (18) comprises an audio period timer (52) to detect cycles of data from a received signal, a bandwidth window (62) to flag undefined cycles UD so as to prevent such cycles UD from further influencing decoding decisions, a bit rate timer (57) to predict ends of bits of byte formed from a plurality of said cycles, a bit rate synchronizer (76) to establish bit-wise synchronisation of the modem (18) with the received signal, a byte synchronizer to establish byte-wise synchronisation.

Claims

1. A modem for a data communication apparatus, said modem being arranged for connection between a source of band limited audio logic such as a radio transceiver and a host computer, the modem characterized in that it comprises:

(A) a data receiver having;

(a) a band pass filter having an input arranged to be connected to the source of band limited audio logic,

(b) a squaring circuit connected to an output of the band pass filter to produce a substantially square wave signal comprising a plurality of cycles with rapid zero crossings, said cycles forming logic bits of data with changes of state between a logical high and a logical low value and said logic bits of data forming logic bytes of data;

(c) an audio period timer connected to an output of the squaring circuit and configured to develop a count indicative of the time delay between consecutive zero crossing in the same direction;

(d) a bandwidth window configured to receive the count from the audio period timer, and to filter the counts to detect when the bits of data have one of the changes of state from a logical high to a logical low and vice versa;

(e) a bit rate timer configured to develop a further count and to issue an interrupt signal to predict when the bits of data have one of the changes of state from a logical high to a logical low and vice versa;

(f) a bit rate synchronization means responsive to said changes of state of the data bits and configured to alter the bit rate timer when the predicted time at which said changes of state occur does not coincide with the actual changes of state, so as to establish bit-wise synchronous communication;

(B) a data transmitter having;

(a) generator means to generate said cycles for said bits of data; and

(b) lower pass filter means connected to receive the cycles from the generator means to filter out high frequency components from the generated cycles to produce a bandlimited audio frequency logic signal.

2. A modem according to claim 1, characterized in that the bandwidth window comprises four count thresholds defining two bands within which said count relates to one of the logical high valued cycles or one of the logical lower valued cycles, and without which said count relates to an undefined logical value for said cycle.

3. A modem according to claim 1, characterized in that the data receiver comprises an audio stack having a plurality of levels, said audio stack being configured to store one of said counts and a corresponding one of said logical values for one of the cycles in each of the levels, the audio stack being formed in an endless loop so that adjacent ones of the levels contain counts and logical values for adjacent ones of the cycles.

4. A modem according to claim 3 characterized in that the bit rate synchronization means of the data receiver comprises a comparator, a first data register and a second data register, the first data register having a store representative of the logical value for a most recent cycle stored on the audio stack, the comparator being connected to compare the logical value in the first register with a logical value output from the bandwidth window for a present cycle, the comparator being responsive to such logical values such that where the logical values are identical it loads the further count of the bit rate timer for said present cycle into the second register, and the comparator being responsive to said logical values such that where they are different the comparator loads the count for said most recent cycle from the audio stack into the second register to signify one of said changes in logic state for the bits of data.

5. A modem according to claim 4, characterized in that the bit rate synchronization means comprises means for comparing the count in the second register with the further count of the bit rate timer to determine a phase error therefor, and a further means for altering the bit rate timer by a fixed amount relative to the absolute phase error to synchronize the bit rate timer to said bits of data.

6. A modem according to any one of the claim 3, characterized in that the data receiver comprises a frequency offset error correction means configured to read all of the counts from the audio stack, the frequency offset error correction means comprises a frequency analysis means configured to determine two counts, one count relating to a most probable count for one of the logical high valued cycles and another count relating to a most probable count for one of the logical low valued cycles, the frequency offset error correction means being configured to compare the said two counts with two default counts to determine an error value therefor, the frequency offset error correction means being further configured to alter the count thresholds an amount substantially equal to the error value so as to align the bandwidth window with the cycles.

7. A modem according to claim 6, characterized in that the frequency analysis means is configured to generate a relatively narrow time window about each of the counts, the frequency analysis means is also configured to determine how many of the other counts occur within each said time window, the frequency analysis means is further configured to determine that the time windows with the largest occurrence of other counts therewithin are the said most probable counts for the logical high valued cycles and the logical low valued cycles.

8. A modem according to any one of the preceding claims 2 to 7, characterized in that the data receiver comprises a cycle accumulator means responsive to the interrupt signal from the bit rate timer, the cycle accumulator means being configured to read the logical values from the audio stack for a desired number of most recent cycles, and a logic level determination means configured to compare the said logic values and to determine which of the two logical values predominates, such predominant logical value being determined to be the logical value for the bit of data which said most recent cycles relate.

9. A modem according to claim 8, characterized in that the logical low valued bits comprises 4 cycles and the logical high valued bits comprise 5 cycles, the period of the cycles for the low valued bits being greater than the period of the cycles for the high valued bits.

10. A modem according to claim 5, characterized in that the bit rate synchronization means is responsive to data bits of the preamble type such that the amount by which the bit rate timer is altered to compensate for said phase error is substantially greater than for other forms of data bits such as to increase the rate of achievement of bit-wise synchronous communication during said preamble.

11. A data communication system according to claim 1, characterized in that said system comprises a transceiver, a computer means and a modem connected therebetween.

12. A data communication system according to claim 11, characterized i that the transceiver is of the high frequency single side band type.