Bit synchronization circuit

• US 5,022,057 A
• Filed: 03/09/1989
• Issued: 06/04/1991
• Est. Priority Date: 03/11/1988
• Status: Expired due to Term

• Current Assignee: Hitachi Communication Systems Incorporated (Hitachi, Ltd.), Hitachi, Ltd.
• Original Assignee: Hitachi Communication Systems Incorporated (Hitachi, Ltd.), Hitachi, Ltd.
• Inventors: Takaki, Seiichi, Komatu, Norihumi, Nishi, Yumiko, Torii, Yutaka
• Primary Examiner(s): Safourek, Benedict V.
• Application Number:
  US07/321,141
• Time in Patent Office: 817 Days
• Field of Search: 375/4, 375/106, 375/111, 375/119, 370/100, 370/105.3, 328/55, 328/61, 328/63, 328/155, 328/72, 328/74
• US Class Current: 375/373
• CPC Class Codes: H04J 3/0626 plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
• CPC Class Codes: H04J 3/0685 Clock or time synchronisation in a node; Intranode synchronisation
• CPC Class Codes: H04L 7/0338 the correction of the phase error being performed by a feed forward loop

Abstract

A telephone exchange system has a plurality of bit synchronization circuit each provided for an individual subscriber'"'"'s line. A single clock generating circuit which generates a plurality of clocks is provided in common to the plurality of bit synchronization circuits. The bit synchronization circuit selects one clock of a phase suitable for regenerating an input data signal among the plurality of clocks applied thereto by the clock generating circuit, and regenerates and phases the input data signal by using the selected clock.

Claims

1. A bit synchronization circuit provided for an individual subscriber'"'"'s line in a telephone exchange system, comprising:

latch means for receiving a plurality of clocks of different phases from a clock generating circuit provided in common to a plurality of bit synchronization circuits in said telephone exchange system, latching an input data signal transmitted thereto through said subscriber'"'"'s line in response to said plurality of clocks of different phases, and providing latched output signals corresponding to said plurality of clocks of different phases;

detecting means for receiving said latched output signals from said latch means, and comparing said latched output signals to detect a plurality of points at which a variation in phase of said input data signal occurs in a predetermined time period;

regenerative output selecting means for receiving a detecting signal representing whether a variation in phase of said input data signal is detected by said detecting means, and selecting a latched output signal among said plurality of latched output signals provided by said latch means; and

phasing means for phasing said latched output signal selected by said regenerative output selecting means.

2. A bit synchronization circuit according to claim 1, wherein said latch means has four flip-flops, and said four flip-flops correspondingly latch said input data signal in response to said plurality of clocks of different phases lagging at a step of 90°

, respectively, and provide said latched input data signals.

3. A bit synchronization circuit according to claim 2, wherein said detecting means has four EXOR gates each receiving outputs of the two different flip-flops among said four flip-flops of said latch means, and four flip-flops for holding outputs of said EXOR gates, respectively.

4. A bit synchronization circuit according to claim 3, wherein said regenerative output selecting means receives outputs of said four flip-flops of said detecting means, selects a regenerative clock according to a predetermined algorithm on the basis of a combination of said outputs of said four flip-flops of said detecting means, and provides a regenerative output selection signal.

5. A bit synchronization circuit provided for an individual subscriber'"'"'s line in a telephone exchange system, comprising:

latch means for receiving n clocks of different phases and of a clock rate equal to 1/m (m=n/k, where k, n and m are integers) of a data signaling rate of an input data signal from a clock generating circuit provided in common to a plurality of bit synchronization circuits in said telephone exchange system, correspondingly latching said input data signal transmitted through said subscriber'"'"'s line in response to said clocks, and providing m sets of output signals each including k latch output signals corresponding to said clocks;

detecting means for receiving one set of k latch output signals, and comparing said latch output signals to detect a plurality of points at which a variation in phase of said input data signal occurs in a predetermined time period;

regenerative output selecting means for receiving a detecting signal representing whether a variation in phase of said input data signal is detected by said detecting means, and selecting m latched output signals among said n latched output signals on the basis of said detection signal;

phasing means for phasing said m latched output signals selected by said regenerative output selecting means; and

data signaling rate converting means for producing an output data signal of a data signaling rate m times that of input signals output by said phasing means by combining said phased m input signals output by said phasing means.

6. A bit synchronization circuit according to claim 5, wherein n=8, m=2, k=4, said latch means has eight flip-flops, and said eight flip-flops produce two sets of output signals each having four latched outputs by latching said input data signal by using clocks of different phases lagging at a step of 45°

and of a clock rate half the data signaling rate of the input data signal.

7. A bit synchronization circuit according to claim 6, wherein said detecting means comprises four EXOR gates, each of said four EXOR gates receiving gates two different output signals among said four output signals of said latch means, and four flip-flops which holds output signals of said EXOR gates, respectively.

8. A bit synchronization circuit according to claim 7, wherein said regenerative output selecting means receives output signals of said four flip-flops of said detecting means, selects two latched output signals based on two clocks differing in phase by 180°

from each other as regenerative clocks according to a predetermined algorithm on the basis of a combination of said output signals of said four flip-flops, and provides regenerative output selection signals.