×

Bus adapter unit for digital processing system

  • US 5,029,074 A
  • Filed: 01/23/1990
  • Issued: 07/02/1991
  • Est. Priority Date: 06/29/1987
  • Status: Expired due to Term
First Claim
Patent Images

1. An adapter comprising:

  • A. a transfer arrangement for performing transfers of information items between a system bus and a local bus, an information item including a data item and having an address on the system bus and an address on the local bus that is possibly different from said system bus address; and

    B. a transfer control portion including;

    i. a cache memory for caching address translation information for use during translation between the system bus address of an information item and the local bus address of said information item;

    ii. an address translation portion for performing translations between said system bus addresses and said local bus addresses of information items transferred between said system bus and said local bus by said transfer arrangement, said address translation portion accessing said cache memory in performing at least some of said address translations; and

    iii. a control arrangement for controlling transfers by said transfer arrangement, said control arrangement enabling said transfer translation portion to perform said translations.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×