ATM exchange system

• US 5,062,106 A
• Filed: 03/08/1990
• Issued: 10/29/1991
• Est. Priority Date: 03/14/1989
• Status: Expired due to Term

• Current Assignee: KDDI Corporation
• Original Assignee: Kokusai Denshi Denwa Company Limited (KDDI Corporation)
• Inventors: Yamazaki, Katsuyuki, Fujioka, Masanobu
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): Hsu, Alpus H.
• Application Number:
  US07/490,244
• Time in Patent Office: 600 Days
• Field of Search: 370/94.1, 370/60, 370/60.1, 370/53, 370/58.1, 370/58.2, 370/58.3, 370/85.6, 370/91, 370/92, 340/825.5, 340/825.51, 340/825.52
• US Class Current: 370/397
• CPC Class Codes: H04L 12/5601 Transfer mode dependent, e.g. ATM
• CPC Class Codes: H04L 2012/5647 Cell loss
• CPC Class Codes: H04L 2012/5651 Priority, marking, classes
• CPC Class Codes: H04L 2012/5652 Cell construction, e.g. including header, packetisation, depacketisation, assembly, reassembly
• CPC Class Codes: H04L 49/108 using shared central buffer
• CPC Class Codes: H04L 49/255 Control mechanisms for ATM switching fabrics

Abstract

An ATM (asynchronous transfer mode) exchange system for high speed packet exchange with a fixed length packet is implemented by a plurality of cell handlers (10-1 through 10-n) each related to each ATM channel, and a plurality of buses coupled with the cell handlers. An input user cell is subject to add routing information including an output cell handler number (403) and an output virtual channel identifier (404) by a virtual channel converter (12) and a routing header adder (13). The user cell which has routing information is forwarded to the bus. The cell on the bus is read out by all the cell handlers, and the particular cell handler in which the number of cell handlers coincide with the cell handler number in routing information takes the cell on the bus. In the cell handler, the cell itself read out of the bus is stored in the cell buffer memory (16), and the address of the cell buffer memory (16) of the cell is stored in the queue buffer (18). When an output channel is available, the cell is forwarded to the output channel from the cell buffer memory (16) based upon the address of the cell stored in the queue buffer (18). A plurality of queue buffers may be provided for delay time control. Congestion control is possible for loss control of a cell when an output channel is congested, based upon the number of cells waiting in the queue buffer.

Claims

1. An ATM exchange system having information formatted into user cells comprising:

a plurality of cell handlers each relating to an ATM Channel;

a plurality of buses, each bus coupled with each cell handler so that an output of each cell handler is forwarded to all the cell handlers through said plurality of buses;

each of said cell handler including

a virtual channel converter, coupled with said ATM channel, to provide an output of virtual channel identifier together with an output cell handler number of an output ATM channel to which the user cell is forward,

a routing header adder, coupled with said ATM channel and an output of said virtual channel converter, said routing header adder to generate an inner cell, which has a routing header having said output cell handler number and said output virtual channel identifier generated by said virtual channel converter, and to attach said inner cell to said user cell, and said routing header adder forwarding said inner cell and user cell to a related bus,

a plurality of output buffers, each buffer corresponding to one cell handler, each buffer having a) a cell pick up which picks up said inner cell and user cell which has said output cell handler number in said routing header equal to its own cell handler number and copying said output virtual channel identifier in said routing header in a virtual channel identification area of said user cell, and b) a cell buffer memory for storing said user cell from said cell pick up,

a selector coupled with outputs of the plurality of output buffers for selecting a user cell,

queue buffer for storing an address of said cell buffer memory which stores said user cell selected by said selector, and

a cell output for outputting said user cell in said cell buffer memory based upon the address stored in said queue buffer.

2. An ATM exchange system according to claim 1, wherein said routing header in said inner cell has a plurality of sets of output cell handler numbers and output virtual channel identifiers, and said cell pick up takes all the inner and user cells which have the same said cell handler number as that of its own cell handler.

3. An ATM exchange system according to claim 1, wherein a cell processor, providing cell control protocol and call processing, is coupled with said cell handler, and said call processor provides switching information to said virtual channel converter in a form of said user cell.

4. An ATM exchange system according to claim 1 wherein said user cell has a header portion having a delay priority for indicating that the user cell is allowed only a short delay time, and said queue buffer has a first queue buffer and a second queue buffer, and said cell output reads out said first queue buffer prior to said second queue buffer when said delay priority is active.

5. An ATM exchange system according to claim 1, wherein said user cell has a header portion having a loss priority for indicating that the user cell is allowed small probability of loss in a congestion condition, a congestion detector is provided for detecting the congestion condition of an output ATM channel based upon a number of user cells in said queue buffer, and a loss control is provided in each of the cell handlers for disregarding a user cell which has no positive flag in said loss priority when an output of said congestion detector indicates congestion condition of an output channel.

6. An ATM exchange system according to claim 1, wherein signal format on said buses is a same as that of said ATM exchange system, and an only process at an input portion of said cell handler is to add a routing header to said user cell.

7. An ATM exchange system according to claim 5, wherein said congestion detector has a reference means for providing a reference value in a digital form, and an adder for providing a different between a sum of numbers of said queue buffers and an output of said reference means, and said reference value is adjustable by an external signal.