×

Bit map rotation processor

  • US 5,063,526 A
  • Filed: 06/03/1987
  • Issued: 11/05/1991
  • Est. Priority Date: 06/03/1987
  • Status: Expired due to Fees
First Claim
Patent Images

1. An apparatus for receiving input data and for supplying output data, comprising:

  • storing means, connected to receive the input data and array addresses, for storing the input data, the storing means including an array of data locations storing respective units of the input data, the data locations being accessible for supplying output data in a moral mode and a rotated mode, the normal mode accessing normal sets of data locations in response to array addresses and the rotated mode accessing rotated sets of data locations in response to array addresses, wherein the array includes at least R+1 normal sets, and a normal set includes a word of data having N+1 units, NUn, for n equal to 0 through N, an a rotated set includes a word of data having R+1 units, where a given rotated set includes one unit NUn, from each of R+1 normal sets;

    control means for supplying mode control signals;

    generating means, connected to the control means and responsive to the mode control signals, for generating sequences of array addresses in the normal mode and the rotated mode and supplying the generated sequences of array addresses to the storage means, the normal mode generating sequences of array addresses for accessing normal sets of data locations and the rotated mode generating sequences of array addresses for accessing rotated sets of data locations.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×