×

Semiconductor memory device having memory cells including IG FETs in a symmetrical arrangement

  • US 5,072,286 A
  • Filed: 09/25/1990
  • Issued: 12/10/1991
  • Est. Priority Date: 09/28/1989
  • Status: Expired due to Term
First Claim
Patent Images

1. A semiconductor memory device including a plurality of semiconductor memory cells formed in a surface of a semiconductor substrate and arranged in rows and columns, each of said memory cells being connected with first and second address signal conductors for writing/reading information in the memory cell, said each memory cell comprising:

  • first and second insulated gate field effect transistor (IG FET) inverters cross-coupled to each other through first and second interconnecting conductors to constitute a bistable circuit;

    a first IG FET transfer gate connected between said address signal conductors and said first inverter, said first IG FET transfer gate being connected with said first inverter through said second interconnecting conductor; and

    a second IG FET transfer gate connected between said address signal conductors and said second inverter, said second IG FET transfer gate being connected with said second inverter through said first interconnecting conductor, in whichsaid first and second interconnecting conductors are arranged substantially point-symmetrically and have at least portions substantially parallel with each other on said surface of said substrate, andIG FETs constituting said first and second inverters have their gate electrodes arranged substantially parallel with one another and extending in a direction substantially perpendicular to said parallel portions of said first and second interconnecting conductors for said cross-coupling on said surface of said substrate, and IG FETs constituting said first and second transfer gates have their gate electrodes arranged substantially parallel with those of said IG FETs constituting said first and second inverters and forming part of one of said address signal conductors on said surface of said substrate.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×