Method of coplanar integration of semiconductor IC devices
First Claim
1. A method for coplanar integration of semiconductor IC devices comprising:
- (a) providing at least segments, each having at least one edge having an abutting portion capable of abutting against a similar edge of a neighboring segment, each segment having on a top surface thereof at least one of the items selected from the group consisting of circuits, circuit elements, sensors, and input/output connections;
(b) providing a mother substrate having openings formed therein to accept said segments in stacked array;
(c) placing said segments in said openings in said mother substrate; and
(d) forming electrical interconnections between neighboring segments so as to interconnect various of said circuits, circuit elements, sensors, and input/output connections.
0 Assignments
0 Petitions
Accused Products
Abstract
A high degree of wafer-scale integration of normally incompatible IC devices is achieved by providing a plurality of segments (10), each segment having thereon one or more circuits, circuit elements, sensors and/or I/O connections (14'"'"'). Each segment is provided with at least one edge (12) having an abutting portion (12a) capable of abutting against a similar edge of a neighboring segment. The segments are placed on the surface of a flotation liquid (20) and are allowed to be pulled together so as to mate abutting edges of neighboring segments, thereby forming superchips (10'"'"'). Microbridges (22) are formed between neighboring segments, such as by solidifying the flotation liquid, and interconnections (26) are formed between neighboring segments. In this manner, coplanar integration of semiconductor ICs is obtained, permitting mixed and normally incompatible circuit functions on one pseudomonolithic device as diverse as silicon and III-V digital circuits, III-V optoelectronic devices, static RAMs, charge coupled devices, III-V lasers, superconducting thin films, ferromagnetic non-volatile memories, high electron mobility transistors, and bubble memories, to name a few, to be integrated in any desired combination. The yieldable scale of integration of a given device technology is also greatly extended. The segments are brought together in a particulate-free fashion with high throughput and exacting reproducibility at low cost.
-
Citations
8 Claims
-
1. A method for coplanar integration of semiconductor IC devices comprising:
-
(a) providing at least segments, each having at least one edge having an abutting portion capable of abutting against a similar edge of a neighboring segment, each segment having on a top surface thereof at least one of the items selected from the group consisting of circuits, circuit elements, sensors, and input/output connections; (b) providing a mother substrate having openings formed therein to accept said segments in stacked array; (c) placing said segments in said openings in said mother substrate; and (d) forming electrical interconnections between neighboring segments so as to interconnect various of said circuits, circuit elements, sensors, and input/output connections. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification