Branch control in a three phase pipelined signal processor

• US 5,081,574 A
• Filed: 02/26/1990
• Issued: 01/14/1992
• Est. Priority Date: 04/15/1985
• Status: Expired due to Term

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Esteban, Daniel J., Larsen, Larry D.
• Primary Examiner(s): Shaw, Gareth D.
• Assistant Examiner(s): KULIK, PAUL V
• Application Number:
  US07/566,871
• Time in Patent Office: 687 Days
• Field of Search: 364/200 MS, 364/900 MS
• US Class Current: 712/234
• CPC Class Codes: G06F 17/10 Complex mathematical operations function generation by table look-up G06F1/03; evaluation of elementary functions by calculation G06F7/544
• CPC Class Codes: G06F 9/30054 Unconditional branch instructions
• CPC Class Codes: G06F 9/30061 Multi-way branch instructions, e.g. CASE
• CPC Class Codes: G06F 9/323 for indirect branch instructions
• CPC Class Codes: G06F 9/3842 Speculative instruction execution

Abstract

The architecture and instructions of the processor utilized in the present invention permit efficient accomplishment of signal processing tasks. A three phase pipelined operation for instructions exists consisting of fetch, decode, and execute operations. To provide additional flexibility and reduce branch latency, all of the instructions executed except for branch instructions are executed on phase three. Branch instructions are caused to execute at the end of phase two. The branching conditions may be on the basis of "hot bits" existing within the processor during the second cycle and resulting from the execution of the instruction just preceding the branch instruction. Conditional branches are performed based upon conditions not previously latched into registers that result from the execution of such instructions. These conditions are generated at the same time that the branch will be executed. The conditions which may be used to trigger a branching decision may also result from the ALU operation output or from the state of a selected data bus bit. The instructions providing the branch conditions must not be separated from the associated branch instruction. Therefore, to prevent separation of these two instructions, interrupt protection is always provided for such sequences. Indirect branching is also accommodated by making available the contents of a common data bus to be placed in the instruction address register that would be branched to. The contents of the data bus depend upon the instruction which executes simultaneously with the branch instruction, i.e., that which is in the third phase in the pipeline. Interrupt protection is therefore required for these types of branching actions as well.

Claims

1. In a pipelined processor having a arithmetic and logic unit (ALU) for execution of decoded instructions, an instruction address generator (14) and an instruction address register (IAR) for holding an address for a next memory location to be accessed, the improvements for providing "branch to" addresses to said IAR, comprising:

an instruction store (20) for storing sequential instructions, and means for loading into said instruction store instructions for sequential decoding;

means (19) connected to said instruction store (20) for holding and outputting instructions to be decoded;

branch decision logic means and instruction decoding logic means (21) connected to said means for holding and outputting for controlling selection of a "branch to" address for loading into said IAR, said address being supplied either by said ALU or said instruction address generator (14) and selected and loaded into said IAR in accordance with a result of said branch decision logic means and instruction decoding logic means (21) operating on a branch instruction during the time while the sequential instruction which immediately precedes said branch instruction is executing in said ALU.