Programmable array logic self-checking system
First Claim
Patent Images
1. A self checking electronic erasable programmable array logic (EEPAL) comprising:
- input means for receiving an algorithm, a predetermined error detection code and data;
programmable array means coupled to the input means for storing and executing the algorithm;
error detection code storage means coupled to the programmable array means for storing the predetermined error detection code;
error detection means coupled to the programmable array means and to the error detection code storage means for detecting programming and storage errors of the programmable array means and for detecting programming and storage errors of the error detection storage means during programming, after completion of programming, and prior to execution of the algorithm; and
error signal means coupled to the error detection means for signaling an error.
1 Assignment
0 Petitions
Accused Products
Abstract
A self checking electronically erasable programmable array logic (EEPAL) that comprises an input receiver, a programmable array, an error detection code storage array, an error detection circuitry, and error signalling circuitry is disclosed. The self checking EEPAL verifies the storage integrity of each cell within the programmable array during the programming of the EEPAL, after completion of programming the EEPAL, and prior to executing the algorithm stored in the EEPAL.
108 Citations
19 Claims
-
1. A self checking electronic erasable programmable array logic (EEPAL) comprising:
-
input means for receiving an algorithm, a predetermined error detection code and data; programmable array means coupled to the input means for storing and executing the algorithm; error detection code storage means coupled to the programmable array means for storing the predetermined error detection code; error detection means coupled to the programmable array means and to the error detection code storage means for detecting programming and storage errors of the programmable array means and for detecting programming and storage errors of the error detection storage means during programming, after completion of programming, and prior to execution of the algorithm; and error signal means coupled to the error detection means for signaling an error. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. The self-checking EEPAL of clam 7 wherein the tri-state error detection register is electrically coupled to the select lines of the programmable array such that the contents of each cell is effectively verified by the error detection means.
-
9. An improved electrically erasable/programmable array logic (EEPAL) capable of storing, erasing and performing algorithms comprising:
-
an input register electrically coupled to a data bus; a programmable array electrically coupled to the input register; a fixed array electrically coupled to the programmable array; an output register electrically coupled to the fixed array and to the data bus, wherein the improvement comprises; error detection code storage means operably contained within the programmable array for storing a predetermined error detection code; cell verification means operably contained within the programmable array for verifying the algorithm stored within the programmable array; tri-state storage means electrically coupled to the error detection code storage means and the cell verification means for storing at least part of the algorithm to be verified; and error detection means electrically coupled to the tri-state storage means for verifying said at least part of the algorithm stored in the tri-state storage means; such that the EEPAL is capable of self-verifying the algorithm stored within the programmable array. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method for self-checking an algorithm stored in a programmable array logic (PAL) device, comprises the steps of:
-
a) programmable the PAL with the algorithm and an error detection code; b) verifying the storage o the algorithm in comparison with the inputted algorithm during the program process; c) verifying the algorithm in comparison with the error detection code immediately after programming; d) verifying the algorithm in comparison with the error detection code prior to executing the algorithm; and e) generating an error signal for an error detected in any of the verifying steps. - View Dependent Claims (19)
-
Specification