Apparatus for overlaying a displayed image with a second image

• US 5,099,331 A
• Filed: 02/28/1990
• Issued: 03/24/1992
• Est. Priority Date: 09/04/1987
• Status: Expired due to Term

• Current Assignee: Texas Instruments, Inc.
• Original Assignee: Texas Instruments, Inc.
• Inventors: Truong, Loc
• Primary Examiner(s): Chin, Tommy P.
• Application Number:
  US07/486,339
• Time in Patent Office: 755 Days
• Field of Search: 358/183, 358/22, 358/182, 358/185, 340/734, 340/791, 340/799
• US Class Current: 348/564
• CPC Class Codes: G09G 2340/125 wherein one of the images is motion video
• CPC Class Codes: G09G 5/397 Arrangements specially adapted for transferring the contents of two or more bit-mapped memories to the screen simultaneously, e.g. for mixing or overlay G09G5/02 takes precedence
• CPC Class Codes: H04N 5/272 Means for inserting a foreground image in a background image, i.e. inlay, outlay

Abstract

A video system is disclosed which is capable of receiving digital data from a source such as a video camera, and subsequently transferring the received data into a main frame buffer for display on a video display, where the data from the source can overlay a primary image stored in the main frame buffer. An auxiliary frame buffer, consisting of a bank of dual-port RAMs, receives the data of the overlay image via its serial port and transfers this data into the randomly accessible array therein. A direct-memory-access (DMA) operation performs the transfer from the auxiliary frame buffer into the main frame buffer, with the source and destination positions in the auxiliary and main frame buffers, respectively, independently selectable. The performance of the DMA operation can be enhanced by simultaneously performing a page mode read of the auxiliary frame buffer with a page mode write to the main frame buffer.

Claims

1. A display system, comprising:

display means for providing a visual display;

a first frame buffer, connected to the said display means, for storing data representative of a primary image to be displayed by said display means;

a data source, for providing data corresponding to an overlay image;

a second frame buffer, connected to said date source, for storing data presented by said data source;

a first addressing means, connected to said first frame buffer, for presenting address and control signals thereto;

a second addressing means, connected to said second frame buffer, for presenting address and control signals thereto;

a data bus, connected between said first and second frame buffers, for communication data therebetween, so that the contents of said second frame buffer containing said overlay image may be communicated to said first frame buffer for writing thereinto;

wherein said second frame buffer comprises a bank of dual-port random access memories, said dual-port random memories each including;

a serial input, connected to said data source, for receiving serial input data therefrom;

an array of randomly addressable memory cells;

a random access port for presenting the contents of the memory cell selected by said second addressing means.

2. The system of claim 1, wherein said first frame buffer comprises a bank of dual-port random access memories, said dual-port random access memories each including;

a serial output, connected to said display means, for presenting serial output data thereto;

an array of randomly addressable memory cells;

a random access port for receiving data to be stored in the memory cell selected by said first addressing means.

3. A display system, comprising:

display means for providing a visual display;

a first frame buffer, connected to the said display means, for storing data representative of a primary image to be displayed by said display means;

a data source, for providing data corresponding to an overlay image;

a second frame buffer, connected to said data source, for storing data presented by said data source;

a first addressing means, connected to said first frame buffer, for presenting address and control signals thereto;

a second addressing means, connected to said second frame buffer, for presenting address and control signals thereto;

a data bus, connected between said first and second frame buffers, for communicating data therebetween, so that the contents of said second frame buffer containing said overlay image may be communicated to said first frame buffer for writing thereinto;

wherein said first frame buffer comprises a bank of dual-port random access memories, said dual-port random memories each including;

a serial output, connected to said display means, for presenting serial output data thereto;

an array of randomly addressable memory cells;

a random access port for receiving data to be stored in the memory cell selected by said first addressing means.