Computer address modification system using writable mapping and page stores
First Claim
Patent Images
1. A computer address modification system comprising:
- a writable mapping store having as an input at least a portion of an address signal, and generating a modified address signal in response to said input and to data stored in the mapping store;
a writable page address store having a plurality of storage locations for each of a plurality of direct memory access channels and having as inputs (1) a direct memory access channel indication and (2) a direct memory access memory address signal, and generating a modified direct memory access memory address signal in response to data stored in a storage location corresponding to the indicated direct memory access channel; and
wherein the modified direct memory access memory address signal is generated in response to data stored in a data storage location indicated by the direct memory access memory address signal that is within a plurality of data storage locations corresponding to the indicated direct memory access channel.
0 Assignments
0 Petitions
Accused Products
Abstract
A computer system includes a computer address modification system that is advantageously coupled in a bus network to selectively translate memory address data in 16K blocks and provide DMA addresses which may match the 16 K memory address blocks. The modification system includes a mapping RAM selectively providing translated addresses to enable addresses in a 16 megabyte extended address space. The modification system also includes a page register storing for each addressable 16K block of data for each DMA channel a page address within the extended address space.
-
Citations
18 Claims
-
1. A computer address modification system comprising:
-
a writable mapping store having as an input at least a portion of an address signal, and generating a modified address signal in response to said input and to data stored in the mapping store; a writable page address store having a plurality of storage locations for each of a plurality of direct memory access channels and having as inputs (1) a direct memory access channel indication and (2) a direct memory access memory address signal, and generating a modified direct memory access memory address signal in response to data stored in a storage location corresponding to the indicated direct memory access channel; and wherein the modified direct memory access memory address signal is generated in response to data stored in a data storage location indicated by the direct memory access memory address signal that is within a plurality of data storage locations corresponding to the indicated direct memory access channel. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A computer address modification system having distinguishable I/O and memory address spaces and comprising:
-
a multiple part mapping memory, each part storing a plurality of partial extended addresses which define a portion of an address for an addressable location in the memory address space, the mapping memory responding to receipt of at least a portion of a limited address defining an address location within a limited portion of the memory address space by outputting from a storage location corresponding to the received limited address portion of a selected one of the two parts indicated by a selection signal a partial extended address for use in forming an address in the memory address space; and a control store generating the selection signal in response to selection data stored therein, the selection data being changeable in response to a data transfer in the I/O address space to permit a change in the correspondence between extended addresses and limited addresses by changing the stored selection data, said control store further storing translation enable data that is changeable in response to a data transfer in the I/O address space. - View Dependent Claims (7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A computer address modification system for use in a computer system having a plurality of direct memory access channels and including an addressable system page register for each channel storing a portion of an address that is asserted hen the corresponding channel is active and a page register enable signal is in an inactive state and including an addressable storage location for storing a page register enable signal, the address modification system comprising:
-
a DMA mode register having a channel enable signal storage location corresponding to each different DMA channel; a page store including a plurality of DMA page registers for each channel, one of the DMA page registers for each channel being a first page register and being addressable in the same manner as the system page register for the given channel so as to receive and store any data written to the system page register; and a control circuit responsive to the page register enable signal, to a portion of a computer system address, to direct memory access channel indication signals and to the DMA mode register to disable operation of the page store when the page register enable signal is inactive, to address the page store to provide the contents of a first register as a portion of a system address when a direct memory access channel is active while the page register enable signal is active and the channel enable signal stored by the page store for the active channel is in an inactive state and to address the page store when a direct memory access channel is active while the page register enable signal is active and the channel enable signal stored by the page store for the active channel is in an active state to provide as a portion of a system address the contents of a DMA page register corresponding to the active channel which is selected by a portion of a system address provided by the computer system.
-
Specification