×

Linear, continuous-time, two quadrant multiplier

  • US 5,107,149 A
  • Filed: 08/19/1991
  • Issued: 04/21/1992
  • Est. Priority Date: 12/18/1990
  • Status: Expired due to Term
First Claim
Patent Images

1. A linear, two-quadrant multiplier circuit, including:

  • a first input node,an output node,a current load connected to said output node,a first voltage rail connected to a source of a first electrical potential,a second voltage rail connected to a source of a second electrical potential more negative than said first electrical potential,a first P-channel MOS transistor, having its gate connected to a second input node, and its drain connected to said output node,a second P-channel MOS transistor, having its gate connected to said second input node, and its source connected to said output node,a third P-channel MOS transistor, having its gate connected to said input node, its drain connected to the source of said first P-channel MOS transistor, and its source connected to said first voltage rail,an N-channel MOS transistor, having its gate connected to said input node, its drain connected to the drain of said second P-channel MOS transistor, and its source connected to said second voltage rail,the sizes of said third P-channel MOS transistor and said N-channel MOS transistor being chosen such that the quadratic dependance of the current through said third P-channel MOS transistor balances the quadratic dependance of the current through said N-channel MOS transistor and both said third P channel MOS transistor and said N-channel MOS transistor being operated above threshold and in saturation.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×