Input/output section for an intelligent cell which provides sensing, bidirectional communications and control
First Claim
1. In a network for sensing, communicating and controlling which includes a plaurilty of cells, a cell comprising:
- a processor;
an input/output section for providing coupling between said processor and said network, said input/output section comprising;
a plurality of circuit elements comprising, a state machine for providing control signals for said input/output section event sensing means for sensing predetermined electrical changes, timing means for measuring time intervals, and multiplexing means for directing said sensed electrical changes to said state machine;
first register means coupled to receive signals from said processor, said first register means for automatically electrically configuring and reconfiguring said circuit elements based on said signals from said processor to provide a plurality of input/output functions;
second register means coupled to said processor for storing input/output status information and for coupling this information to said processor, said second register means being coupled to said timing means;
said state machining being coupled to said event sensing means and at least one of said and second register means;
whereby said input/output section can be configured and reconfigured to perform a plurality of input/output functions.
0 Assignments
0 Petitions
Accused Products
Abstract
A network for providing sensing, communications and control is described. A plurality of intelligent cells each of which comprises an integrated circuit having a processor and input/output section are coupled to the network. Each of the programmable cells receives when manufactured a unique identification number (48 bits) which remains permanently within the cell. The cells can be coupled to different media such as power lines, twisted, pair, radio frequency, infrared ultrasonic, optical coaxial, etc., to form a network. The preferred embodiment of the cell includes a multiprocessor and multiple I/O subsections where any of the processors can communicate with any of the I/O subsections. This permits the continual execution of a program without potential interruptions caused by interfacing with the I/O section. The I/O section includes programmable A-to-D and programmable D-to-A converters as well as other circuits for other modes of operation.
-
Citations
21 Claims
-
1. In a network for sensing, communicating and controlling which includes a plaurilty of cells, a cell comprising:
-
a processor; an input/output section for providing coupling between said processor and said network, said input/output section comprising; a plurality of circuit elements comprising, a state machine for providing control signals for said input/output section event sensing means for sensing predetermined electrical changes, timing means for measuring time intervals, and multiplexing means for directing said sensed electrical changes to said state machine; first register means coupled to receive signals from said processor, said first register means for automatically electrically configuring and reconfiguring said circuit elements based on said signals from said processor to provide a plurality of input/output functions; second register means coupled to said processor for storing input/output status information and for coupling this information to said processor, said second register means being coupled to said timing means; said state machining being coupled to said event sensing means and at least one of said and second register means; whereby said input/output section can be configured and reconfigured to perform a plurality of input/output functions. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. In a network for sensing, communicating and controlling, a cell comprising:
-
a plurality of first register means for storing digital signals; at least one arithmetic logic unit coupled to said first register means for receiving the contents of said register means as inputs to said logic unit; a memory coupled to the output of said logic unit, the output of said memory being coupled to said first register means, said memory including a random-access memory section and an electrically programmable memory section; each of said plurality of frist register means being associated with a different process carried out by said logic unit in conjuction with said memory, such that a plurality of different processes are carried out by said first register means, logic unit and memory; a plurality of input/output sections, each of said input/output sections including at least one lead for coupling each of said input/output sections for performing one of the functions of sensing, communicating and controlling, said input/output sections being coupled to said logic unit and said first register means by a bus; said input/output sections each being selected by signals on said bus, each of said input/output sections including a plurality of input/output registers which receive signals from said bus and which couple signals to said bus, said input/output registers receiving signals for controlling said input/output sections and communicating to said bus signals received over said leads; a semaphore register coupled to said bus for controlling shared resources within said cell shared by said processes, said shared resources including said electrically programmable memory section. - View Dependent Claims (21)
-
Specification