Method for the identification of peripheral equipment within a digital communication system
First Claim
1. A method for the identification of peripheral equipment within a digital communication system, particularly a message switching system, having a central data processor as central controller and having a plurality of decentralized input/output processors equipped with memory as subscriber and line sets that control the peripheral equipment, said decentralized input/output processors being respectively in communication with the central data processor via a peripheral interface means, whereby set type information is provided for the identification of the input/output processors and set addresses are provided for the selection of the input/output processors, comprising the steps of:
- upon activation of a peripheral equipment,resetting the interface means thereof and the input/output processor thereof by a reset signal;
reading by means of the input/output processor the set address with a byte 0 from a set address means, the set type information with a byte 1 from a set type means and generating an identifier of memory capacity corresponding to the peripheral equipment with further bytes 2, 3 in the input/output processor for the identification of the peripheral equipment;
transmitting the set address, the set type information and the identifier for memory capacity to the central data processor via a data bus of the interface means as memory load call signals;
effecting by means of the memory load call signal the transmission of a set-associated memory load information in the central data processor that is transmitted by the data bus to the interface means into a memory of the respective peripheral equipment;
acknowledging the memory load information by the respective decentralized input/output processor with an active answerback information that can be stored in the central data processor.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for the identification of peripheral equipment within a digital communication system, particularly a message switching system, having a central data processor as central controller and having a plurality of decentralized input/output processors equipped as subscriber and line sets with memory that control the peripheral equipment, the decentralized input/output processors being respectively in communication via a peripheral interface means with the central data processor. A set address (SA), a set type (ST) and an identifier of the memory capacity of the peripheral equipment are transmitted to the central data processor with the assistance of interface means (PBC), the central data processor subsequently transmitting a set-associated memory load information as memory load call signal via the data bus (DBUS) to the interface means (PBC) and, thus, to the memory (SRM). Such a method is employed for the identification of peripheral equipment in view of the presence thereof and the functionability thereof within the communication system.
-
Citations
5 Claims
-
1. A method for the identification of peripheral equipment within a digital communication system, particularly a message switching system, having a central data processor as central controller and having a plurality of decentralized input/output processors equipped with memory as subscriber and line sets that control the peripheral equipment, said decentralized input/output processors being respectively in communication with the central data processor via a peripheral interface means, whereby set type information is provided for the identification of the input/output processors and set addresses are provided for the selection of the input/output processors, comprising the steps of:
-
upon activation of a peripheral equipment, resetting the interface means thereof and the input/output processor thereof by a reset signal; reading by means of the input/output processor the set address with a byte 0 from a set address means, the set type information with a byte 1 from a set type means and generating an identifier of memory capacity corresponding to the peripheral equipment with further bytes 2, 3 in the input/output processor for the identification of the peripheral equipment; transmitting the set address, the set type information and the identifier for memory capacity to the central data processor via a data bus of the interface means as memory load call signals; effecting by means of the memory load call signal the transmission of a set-associated memory load information in the central data processor that is transmitted by the data bus to the interface means into a memory of the respective peripheral equipment;
acknowledging the memory load information by the respective decentralized input/output processor with an active answerback information that can be stored in the central data processor. - View Dependent Claims (2, 3, 4, 5)
-
Specification