Integrated data link controller with synchronous link interface and asynchronous host processor interface

• US 5,121,390 A
• Filed: 03/15/1990
• Issued: 06/09/1992
• Est. Priority Date: 03/15/1990
• Status: Expired due to Fees

• Current Assignee: International Business Machines Corporation
• Original Assignee: International Business Machines Corporation
• Inventors: Kuhl, Daniel C., Jenness, Robert V., Parker, Tony E., Lee, Timothy V., Farrell, Joseph K., Gordon, Jeffrey S.
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): Ton, Dang
• Application Number:
  US07/495,810
• Time in Patent Office: 817 Days
• Field of Search: 370/94.1, 370/60, 370/58.1, 370/110.1, 370/84, 370/85.1, 364/200, 364/900
• US Class Current: 370/458
• CPC Class Codes: H04L 69/28 Timers or timing mechanisms used in protocols
• CPC Class Codes: H04L 69/324 in the data link layer [OSI layer 2], e.g. HDLC
• CPC Class Codes: H04L 9/40 Network security protocols

Abstract

A single chip integrated data link control (IDLC) device provides full duplex data throughput and versatile protocol adaptation between variably configured time channels on a high speed TDM digital link (e.g. T-1 or T-3 line) and a host data processing system. The device can handle multiple channels of voice and varied protocol data traffic, and thereby is suited for use in primary rate ISDN (Integrated Services Digital Network) applications. Synchronous and asynchronous special purpose logic sections in the device respectively interface with the network and a bus extending to external processing systems. Logic in the synchronous section forms plural-stage receive and transmit processing pipelines relative to the network interface. A "resource manager" element (RSM) and time swap (TS) RAM memory operate to dynamically vary states in these pipelines in synchronism with channel time slots at the network interface, whereby each pipeline operates in multitasking mode to perform plural functions relative to each channel during each time slot. The device also includes integrated memory queues in which communication data and channel status information are stacked relative to the device interfaces. Capacities and modes of operation of these queues are selected to minimize effects on chip size, throughput and cost, while supporting operations in the synchronous section pipelines so that critical time dependencies between consecutive pipeline stages, and between the pipelines and external processors, are lessened.

Claims

1. A data link control device, for connection between a data communication network and a parallel information transfer bus, said network having multiple data communication channels for concurrent communication of data signals relative to terminals remote from said device, said device having multiple internal channels, associatable with said network channels, for processing data signals in transit between respective said network channels and said parallel bus, said bus connectable to an external data processing system and to an external memory associated with said system, said device thereby interfacing between said network and both said external system and external memory, via said bus, said device comprising:

logic circuits partitioned into synchronous and asynchronous circuit sections;

circuits in said synchronous section operating in time division multiplex, in cyclically recurrent time slots assignable to said internal channels of said device, for transferring data signals between said network channels and said internal device channels;

said asynchronous section operating to transfer data signals between internal device channels and said external memory in asynchronous relation to occurrences of time slots assigned to respective internal channels in the synchronous section;

internal memory means connected to both said synchronous and asynchronous circuit sections for storing communication data signals in transit between said synchronous and asynchronous sections relative to said internal channels;

said synchronous section processing data signals in said internal channels in transit between respective said network channels and said internal memory means, and conducting said processing in synchronous relation to times of occurrence of respective said time division time slots assigned to respective internal channels in said synchronous section;

said asynchronous section directing transfers of said data signals between said internal memory means and said external memory, via said bus, said data signals being transferred relative to respective said internal channels but in asynchronous time relation to times of recurrence of time slots assigned in said synchronous section to respective internal channels; and

coordinating means interfacing between said synchronous and asynchronous sections, for instigating transfers of data signals relative to said internal channels by said asynchronous section, between said internal memory means and external memory, in response to request signals from said synchronous section, said coordinating means thereby instigating asynchronous transfers of data signals relative to said internal channels, between said internal memory means and said external memory in coordination with communication processes being conducted in said synchronous section relative to respective network channels.

2. A data link control device in accordance with claim 1 wherein:

said internal memory means comprises data storage spaces dedicated to said internal channels for storing communication data in transit between said synchronous and asynchronous sections, relative to respective said internal channels; and

said synchronous section comprises memory management means operating in synchronism with said recurrent time slots for;

supervising transfers of data signals, between internal channels in said synchronous section and data storage spaces in said memory means dedicated to respective said channels, and issuing request signals to said coordinating means for instigating data transfer actions under direction of said asynchronous section between said spaces and said external memory, said request signals being timed to permit said coordinating means and said asynchronous section to maintain a flow of data signals between said internal memory means and said external memory, relative to respective said spaces in said internal memory means, that is properly coordinated with data communication processes in respective said network channels to avoid erroneous interruptions of said processes.

3. A data link control device in accordance with claim 2 wherein said coordinating means comprises:

plural bit registers associated individually with said internal channels; and

means responsive to issuance of each said request signal by said memory management means for setting a corresponding request pending condition in a bit register associated with the internal channel associated with the time slot in which said request is issued.

4. A data link control device in accordance with claim 3 wherein said asynchronous section comprises:

means responsive to request pending conditions set in said bit registers for initiating actions to transfer data signals relative to internal channels associated with said bit registers, between respective said data storage spaces in said internal memory means and said external memory, and thereby maintain an asynchronous but coordinated flow of data between respective said spaces and said external memory.

5. A data link control device in accordance with claim 4 wherein said means for initiating action relative to said request pending conditions includes:

means effective when more than one of said request pending conditions exists for selecting said conditions successively for action in a predetermined priority order.

6. A data link control device in accordance with claim 5, which is adaptable to sustain communications relative to both basic channels and extended channels of said network, said basic channels operating at a basic first rate of bit transmission and said extended channels operating at a multiple of said first rate, wherein:

said time division time slots in said synchronous section are allocatable selectively to operate relative to internal channels associated with both basic and extended network channels, each said internal channel associated with a said basic channel being assigned only one time slot in each cycle of slot recurrence in said synchronous section, and each internal channel associated with a said extended channel being assigned a group of plural associated time slots in each said cycle of slot recurrence;

each said group of internal channels associated with a said extended channel being associated also with a single one of said bit registers in said coordinating means, and said coordinating means being responsive to said requests issued by said memory management means relative to a said group of internal channels associated with an extended channel (i.e. requests issued in any of the time slots assigned to the internal channels of the group) for setting a request pending condition in the one bit register associated with that group of channels; and

said means for selecting said conditions successively for action in a predetermined priority order gives priority to conditions manifested by bit registers associated with groups of internal channels associated with extended channels over conditions associated with internal channels that are associated with basic channels.

7. A data link control device in accordance with claim 4 wherein:

said asynchronous section includes means cooperative with said means for initiating action to transfer data for presenting resetting requests to said coordinating means, relative to respective request pending conditions operated upon by said initiating means, upon completion of respective data transfer actions; and

said coordinating means comprises means responsive to said resetting requests for resetting respective request pending conditions in respective said bit registers.

8. A data link control device in accordance with claim 3 wherein:

said coordinating means comprises means operating in synchronism with said channel time slots in said synchronous section for presenting status indications to said memory management means in said synchronous section, said status indications effectively indicating set and reset states of bit registers associated with internal channels that are processed in said synchronous section during respective time slots.

9. A data link control device in accordance with claim 4 wherein said means for initiating action comprises:

direct memory access control (DMAC) means responsive to said request pending conditions in said bit registers for directing access to said external memory via said bus in a direct access mode.

10. A data link control device in accordance with claim 9 wherein said bus is connected to and shared by plural devices through an arbitration procedure, and said means for initiating action to transfer data further comprises:

means responsive to signals from said DMAC means for arbitrating for control of said bus with said other devices connected to said bus and, upon obtaining control, transferring data between said internal memory means and said external memory, via said bus, said transfers relative to said internal memory being directed to spaces that are associated with request pending conditions instantly being acted upon by said DMAC means.

11. A data link control device in accordance with claim 3 wherein said internal memory means also includes, in addition to said spaces for storing communication data, additional spaces dedicated to said internal channels for storing other information, said other information including information representing control and status functions associated with respective internal channels, and wherein said asynchronous section comprises:

first information transfer control means operating through a respective first information transfer path relative to said bus for conducting transfers of communication data relative to said internal channels via said first path, said data transfers being conducted between respective data storage spaces in said internal memory means and said external memory; and

second information transfer control means operating through a second information transfer path relative to said bus for conducting transfers of said other information relative to said internal channels via said second path, said other information transfers being conducted between respective said additional storage spaces in said internal memory means and said external data processing system;

said first and second paths including respective parallel circuit paths within said asynchronous section of said device that are useful to lessen contention within said device between communication processes associated with active internal channels and control processes associated with initiating or controlling activity in said internal channels.

12. A data link control device in accordance with claim 11, wherein said bus is connectable to other devices, and subject to control by either said data link control device or one of said other devices through a process of arbitration conducted by said devices, and wherein said first information transfer control means comprises:

direct memory access control (DMAC) means for directing access to said external memory in a direct access mode; and

bus control means, responsive to signals from said DMAC means associated with a selected request pending condition set by said coordinating means for arbitrating with said other devices for control of said bus and, upon obtaining such control, transferring data between a data storage space in said internal memory means and said external memory in accordance with control information signals supplied by said DMAC means, said data storage space being a space assigned to an internal channel associated with said selected request pending condition.

13. A data link control device in accordance with claim 11 wherein said second information transfer control means comprises:

means coupled to said bus, and operating as a controllable slave of said external data processing system, when said external system has control of said bus, for providing said external system with bidirectional access to said internal memory means and to circuits in both said asynchronous and synchronous sections of said device;

whereby said other information can be transferred between respective spaces in said internal memory means and said external system and whereby signals for initializing operations of circuits within said device synchronous and asynchronous sections, relative to inactive said internal channels, can be transferred directly from said external system to said device circuits while presenting minimal interference to communication data transfer processes being handled by said first information transfer control means relative to active said internal channels.

14. A data link control device in accordance with claim 11 wherein said internal memory means comprises:

separately accessible first and second RAM storage arrays;

said first array connecting with circuits in both said synchronous and asynchronous sections for storing communication data in transit between said synchronous and asynchronous sections relative to said internal channels; and

said second array connecting with said synchronous section for storing status and configuration control information relative to processes being performed in said synchronous section relative to said communication data in said internal channels.

15. A data link control device in accordance with claim 14 wherein:

said sections and said first and second arrays are integrally co-packaged in a single LSI semiconductor chip.

16. A data link control device in accordance with claim 14 wherein said synchronous section comprises:

a first plurality of discrete special purpose logical processing circuits connected in tandem between said network and said first RAM array, said first plurality of circuits operating concurrently in time division mode relative to said internal channels to form a plural-stage receive processing pipeline, relative to communication data received from said network channels, for processing said data in respective said internal channels during said recurrent time slots respectively assigned to said internal channels, data exiting from said pipeline being stored in said first RAM array; and

a second plurality of discrete special purpose logical processing circuits, connected in tandem between said first RAM array and said network and operating concurrently in time division mode relative to said internal channels to form a plural-stage transmit processing pipeline relative to communication data being processed for transfer from said first RAM array to channels of said network for transmission in respective said network channels associated with said internal channels.

17. A device in accordance with claim 16 wherein:

said stages of said receive and transmit pipelines operate concurrently, in time multiplex, relative to individual said internal channels associated with respective said network channels, in synchronism with cyclic times of recurrence of time slots respectively assigned to said internal channels in said synchronous section, and said pipeline stages are capable of performing plural different processing task functions on communication data in transit relative to respective internal channels during any respective time slot.

18. A data link control device in accordance with claim 16 wherein:

said internal channels to which individual said time slots are assignable, and network channels respectively associated with said internal channels, are full duplex channels; and

said receive and transmit pipelines are capable of operating simultaneously, during any time slot assigned to a said internal channel, to perform plural processing tasks on communication data in transit respectively from and to a network channel associated with the respective internal channel.

19. A device in accordance with claim 16 wherein:

said internal channels are dynamically configurable to transport and process communication data in accordance with a plurality of different communication protocols and signal formats; and

said circuit stages in said pipelines are selectively configurable relative to said internal channels to perform layered protocol processing tasks relative to internal channels configured for operating relative to a communication protocol and signal format requiring performance of such processing tasks.

20. A data link control device in accordance with claim 19 wherein:

the configuring of said pipeline stages relative to each of said active channels is effected by means of information stored relative to respective channels in said second RAM array.

21. A device in accordance with claim 16 wherein:

said pipeline stages are configurable relative to a plurality of said internal channels so as to be able to concurrently handle communications relative to said network of plural channels of digitized voice and HDLC data while performing layered protocol processing operations relative to said HDLC data at a protocol layer above that associated with line signal controlling functions in associated network channels.

22. A control device in accordance with claim 19 wherein:

said transmit pipeline is configurable relative to an internal channel conducting data signals formatted in accordance with an HDLC protocol to perform Layer 2 processing operations relative to said data signals for embedding signals representing HDLC frame delimiters and CRC check symbols into respective data signals as said data signals flow through said internal channel in said transmit pipeline, from respective storage spaces in said first RAM array en route to transmission in a network channel associated with said internal channel; and

said receive pipeline is configurable relative to communication data signals received in said HDLC format in the same internal channel to perform Layer 2 processing operations for removing signals representing HDLC frame delimiters from said received data signals as said data signals flow through said internal channel in said receive pipeline en route to being stored in in said first array in storage space in that array respectively associated with reception of data in said internal channel.

23. A control device in accordance with claim 16 wherein:

said capacities and access characteristics of said RAM arrays and processing characteristics of said pipelines are suited for sustaining processing relative to at least 32 full duplex channels with aggregate data rates of 128 kbps in each channel.

24. A control device in accordance with claim 16 wherein:

the entire device including said sections and said RAM arrays is containable on a single LSI semiconductor chip.

25. A control device in accordance with claim 16 wherein:

at a signal transfer interface between said device and said network channels, communication data is transferred relative to active said internal channels in varied-length bit serial bursts occurring during times of recurrence of individual time slots in said synchronous section assigned to respective said active internal channels;

each said burst containing signals representing a variable number of from 0 to n data bits, where n is a number greater than 2; and

said pipelines include circuit means coupled to said signal transfer interface for adaptively receiving and transmitting communication data relative to each said active internal channel in said varied-length bursts during respective time division slots, whereby rates of data transfer relative to each network channel, at said signal transfer interface, may be adjustably varied to maintain signal coordination at said interface relative to timing references at remote terminals of said network channels, regardless of relative drift between said remote timing references and local signal timing references at said interface.

26. A device in accordance with claim 16 wherein:

said second RAM array is coupled in parallel to each of said pipeline circuit stages for exchanging signals with each stage during time division time slots assigned to respective said internal channels;

said signals reconfiguring said stages, at the beginning of each said time slot, to states respectively assumed by said stages at the end of a last prior recurrence of a respectively corresponding time slot, so that all stages in each pipeline are dynamically reconfigured in successive said time slots assigned to different said internal channels to carry out different processing functions relative to said different channels continuously;

whereby said pipelines are configurable dynamically, in time division, relative to plural said internal channel sustaining different communication processes with potentially different signalling protocols, to perform processing tasks suited to said different processes and protocols with apparent continuity relative to each internal channel.

27. A device in accordance with claim 16 wherein said synchronous section further comprises:

resource management circuit means controlling operations of said second RAM array for operating said array cyclically in synchronism with recurrences of time slots assigned to said internal channels slots to exchange state information with said pipeline circuits, said state information representing instantaneous processing states of said pipeline circuits relative to internal channels served in consecutively occurring said time slots, whereby said pipelines are conditioned in successive said time slots to continue performing processing tasks relative to internal channels to which said successive time slots are assigned;

thereby enabling said pipelines to effectuate concurrent processing of variably formatted communication data in transit relative to plural said internal channels.

28. A control device in accordance with claim 2 including:

request queueing means interfacing between said synchronous and asynchronous circuit sections, and operating in synchronism with times of occurrence of time division time slots assigned in said synchronous section to said internal channels, for receiving requests for action from said synchronous section, in synchronism with time slots assigned to said internal channels in said synchronous section, relative to data storage spaces in said internal memory means associated with respective internal channels to which respective said time slots are assigned;

said request queueing means containing bit registers dedicated to individual said internal channels for storing requests for action received relative to respective internal channels for static presentation to circuits in said asynchronous section, said requests calling for action by said circuits in said asynchronous section to direct transfers of communication data between said internal memory means and said external memory, relative to data storage spaces in said internal memory means assigned to respective said internal channels.

29. A data link control device in accordance with claim 28 wherein said asynchronous section comprises:

means responsive to requests presented by said bit registers for initiating data transfer actions relative to internal channels associated with respective said requests;

said means operating when more than one request is presented to select one such request and initiate data transfer action relative to that one selected request;

means associated with said action initiating means for presenting a resetting indication to said request queueing means relative to a request currently being acted upon when the action associated with that request has been completed; and

said request queueing means comprising means responsive to each said resetting indication for resetting the bit register containing the respective request then being acted upon, and thereby resetting the respective request condition presented by said bit register.

30. A device in accordance with claim 1 wherein:

said internal memory means contains storage spaces dedicated separately to said internal channels for storing status information defining process events relative to respective internal channels that must be reported to said external processing system; and

said asynchronous section comprises means coupled to said bus and said internal memory means for rendering said status information stored by said internal memory means accessible for retrieval by said external processing system.

31. A device in accordance with claim 30 wherein:

said spaces in said internal memory means dedicated to any one of said internal channels, for storing said status information relative to the respective channel, have sufficient capacity to permit concurrent storage of status information defining multiple process events relative to the respective channel; and

said means rendering said status information accessible for retrieval by said external system is configured to allow said external processing system to retrieve said status information associated with said multiple events in a single operation relative to said bus.

32. A device in accordance with claim 1 comprising:

interruption management means coupled to circuits in said synchronous and asynchronous sections for monitoring conditions throughout the device and for rendering status information manifested by said circuits to be retrieved by said external processing system on an asynchronous basis.

33. A device in accordance with claim 16 wherein:

during any recurrences of a time slot assigned to one of said internal channels, said synchronous section can operate to transfer a variable length burst of from 0 to n bits of data between the respective internal channel and an associated network channel, where n is a number greater than 2; and

wherein

each such burst is compressed into an interval having a duration which is short in relation to the duration of the duration of the respective time slot, whereby a substantial portion of the time spanned by each said time slot is usable by the circuits in said pipelines to perform processing operations relative to internal channels to which said time slots are respectively assigned and to undergo reconfiguration for such operations relative to configurations held in a prior time slot assigned to another internal channel.

34. A device according to claim 9 wherein:

said DMAC means is responsive to chaining indications contrained in control information stored in said internal memory means relative to any said internal channel to fetch additional control information from said external memory to said internal memory means for continuing operations relative to the respective internal channel that can not be continued without additional control information.

35. A device according to claim 9 wherein:

said DMAC means is responsive to control information stored in said internal memory means to operate relative to blocks of addressable data storage space in said external memory for transferring data relative to said internal channels between data storage spaces in said internal memory means respectively associated with said internal channels and blocks of storage space in said external memory assigned by said external system for use relative to respective said internal channels; and

said DMAC means and said external processing system are capable of operating in coordination relative to said blocks of addressable space in said external memory to provide coordinated use of said blocks as circular buffers, whereby spaces in each block are continuously reusable to hold data exceeding the capacity of the respective block.

36. A device in accordance with claim 14 wherein:

said internal memory means further comprises, in addition to said first and second RAM arrays, a plurality of discrete registers distributed within said synchronous and asynchronous sections;

said registers dedicated for holding information relative to control and status indication functions of respective sections; and

said first and second RAM arrays and said registers are accessible to said external processing system via said second transfer path to enable said external processing system to operate through said second information transfer control means to place information in and retrieve information from said first and second arrays and said discrete registers.

55. A data link control device in accordance with claim 29 wherein:

said request queueing means comprises means coupled to said synchronous section for presenting request state indications relative to said bit registers in synchronism with respective time slots assigned to internal channels associated with said requests, thereby enabling said synchronous section to keep track of the status of requests for action issued by said section relative to storage spaces in said internal memory means associated with respective said internal channels;

whereby said synchronous section may coordinate its data transfer operations relative to said storage spaces with data transfer actions in said asynchronous section relative to the same spaces.

37. A data link control device, for connection between a data communication network having multiple channels of data signal communication and a parallel information transfer bus which connects to one or more external data processing systems and to one or more external memories associated with said systems, said device comprising:

synchronous and asynchronous sections of special purpose logic circuits, circuits in said synchronous section interfacing between said network and circuits in said asynchronous section for processing data received from and transmitted to said network in cyclically recurrent time division slots, said time slots being assignable to multiple diversely configurable internal communication channels maintainable within both said synchronous and asynchronous sections of said device;

said internal channels being associatable with said network channels;

said circuits in said synchronous section operating in synchronism with said time slots to process data relative to internal channels associated with respective slots;

internal memory means coupled to circuits in both said sections, said internal memory means having storage spaces associated with individual said internal channels;

the space associated with each said internal channel being sufficient to store plural bytes of communication data in transit relative to the respective internal channel;

said circuits in said synchronous section performing processing tasks on communication data in transit relative to said network channels through respective said internal channels within said synchronous section, and connecting to said internal memory means for transferring communication data between said internal channels within said synchronous section and respective storage spaces in said internal memory means;

circuits in said asynchronous section interfacing between said internal memory means and said bus, and operating in asynchronous relation to said time slots in said synchronous section for transferring said communication data relative to respective said internal channels between respective said storage spaces in said internal memory means and a said external memory via said bus, said asynchronous section being capable of operating relative to any said storage space in said internal memory means to transfer plural bytes of data at one time between that space and said external memory; and

means interfacing between said circuits in said synchronous and asynchronous sections for coordinating operations of said synchronous and asynchronous sections relative to said internal channels and storage spaces in said internal memory means associated with respective channels, whereby a coordinated flow of communication data is maintained between said internal memory means and said external memory relative to each internal channel that is currently active so as to minimize possibilities for underrun or overrun errors to occur relative to respective internal channels.

38. A device in accordance with claim 37 wherein:

said spaces in said internal memory means are also adapted to store status information defining instant processing states of said circuits in said synchronous section relative to respective said internal channels; and

said synchronous section comprises resource management means operating in synchronism with said time slots relative to said spaces in said internal memory means containing said status information for dynamically swapping status information between said spaces and circuits in the synchronous section relative to said internal channels to which said time slots are assigned, whereby said circuits the synchronous section are prepared during any slot period for continuing processing tasks relative to an internal channel to which that slot period is assigned while states of said circuits relative to other internal channels associated with earlier slot periods are saved in respective other spaces in said internal memory means assigned to said other internal channels; and

said synchronous section comprises memory management means operating in synchronism with said time slots, relative to said data storage spaces in said internal memory means reserved for storing communication data in transit between said synchronous and asynchronous sections, and relative to said internal channels, for issuing action requests to said coordinating means relative to respective said data storage spaces, whereby during active transfer of communication data in said synchronous section, relative to any said internal channel, a coordinated flow of communication data is maintained, between the space assigned to that channel in said internal memory means and a said external memory, by cooperative actions of said coordinating means and circuits in said asynchronous section in response to action requests issued by said memory management means relative to that channel.

39. A device in accordance with claim 38 wherein said coordinating means comprises:

a pair of bit registers associated with each of said memory means spaces for storing action requests relative to the respective space;

one bit register of each pair serving to store action requests relative to receive data being transferred from the network through the respective space and the other bit register of the pair serving to store action requests relative to transmit data being transferred to the network through the respective space; and

request steering means responsive to said action requests from said memory management means and other signals from said resource management means for steering said request to the appropriate bit register for storage, said action requests from said memory management means indicating if the request is associated with receive data or transmit data and said other signals from said resource management means indicating the current time slot position which corresponds to the channel and memory space association of the request.

40. A device in accordance with claim 39 wherein said asynchronous section comprises:

first means responsive to requests stored in said bit registers of said coordinating means for initiating data transfer actions relative to said requests for transferring data between an external memory and the respective data storage space in said memory means;

said first means acting upon said requests one at a time and in a predetermined order of priority when more than one request is stored in said bit registers; and

second means operating in association with said first means for presenting request resetting signals to said coordinating means;

said resetting signals including signals effectively indicating the bit register origin of the respective request; and

said coordinating means includes means responsive to each resetting signal to reset the respective bit register.

41. A device in accordance with claim 40 wherein said coordinating means comprises:

means coupled to said bit registers and operating in synchronism with said time slots for presenting indications to said memory management means of the states of each pair of bit registers during the respective time slot, whereby the memory management means is informed of the pending and reset status of each request it has issued.

42. A device in accordance with claim 40 wherein said time slots in said synchronous section recur cyclically in frames, each frame containing a predetermined number of time slots assignable to said internal channels, and wherein:

said internal channels include basic channels and extended channels, each of said basic channels when active having only a single associated time slot assigned thereto during each said frame of time slot recurrence, and each of said extended channels when active having plural associated time slots assigned thereto during each said frame of slot recurrence;

said coordinating means including bit register pairs for storing action requests relative to individual said basic channels and separate bit register pairs for storing action requests relative to individual said extended channels; and

said first means for initiating action is operative when requests are pending in said bit register pairs relative to both basic channels and extended channels to give priority to the requests associated with the extended channels.

43. A device according to claim 37 wherein said asynchronous section comprises:

DMA control (DMAC) means operating in a direct memory access mode relative to said external memory for transferring data between spaces in said memory means and addressable spaces in said external memory using control information stored in said memory means relative to respective channels for directing access to said external memory.

44. A device according to claim 43 wherein said parallel information bus is connectable to plural external elements including said one or more data processing systems, said one or more external memories and other external devices, and wherein said bus is controllable by said device and said external elements through a process of arbitration conducted between said device and external elements, and wherein said asynchronous section comprises:

means coupled between said DMAC means and said bus for arbitrating for control of said bus in response to signals from said DMAC means indicating need for access to a said external memory, and, upon obtaining such control, transferring data between said DMAC means and a said external memory using address and control information supplied by said DMAC means for directing the operation of said external memory in respect to transferring said data.

45. A device according to claim 43 wherein said parallel information transfer bus can be controllled by one of said one or more data processing systems to transfer information between said device and the respective system, and said bus can be controlled by said device to transfer information between said device and a said external memory, and wherein said asynchronous section of said device comprises:

slave I/O (SIO) means coupled to said bus, said internal memory means and circuits within both said synchronous and asynchronous sections of said device, said SIO means operating as a slave of a said data processing system when that system has control of said bus, to transfer information between said internal memory means, and/or said circuits in both said sections, and that system, whereby status and control information can be exchanged between said device and said one or more data processing systems, relative to said internal channels of said device, with minimal interference to communication data transfer processes being conducted concurrently relative to active internal channels of said device, between said internal memory means and a said external memory.

46. A device according to claim 45 wherein said asynchronous section comprises:

interrupt management (INT) means coupled to said internal memory means, circuits in both said synchronous and asynchronous device sections and said SIO means for directing collection of status information relative to said circuits, said status information representing events occurring within said device relative to said circuits and processes associated with said internal channels, and for directing presentation of interrupt requests to said one or more data processing systems, via said SIO means and said bus, relative to said collected information, and for supervising storage in said internal memory means of status information associated with said internal channel process events;

whereby said one or more data processing systems may retrieve such process event status information from said internal memory means via said SIO means, when convenient for said data processing systems to perform associated operations, with minimal time dependence on the actual times of occurrence of respective process events, and whereby operations of said device associated with said retrieval effectively present minimal interference with communication data transfer processes being conducted by said DMAC means and/or other data handling processes of said data processing systems.

47. A device according to claim 46 wherein said internal memory means contains space relative to each said internal channel for storing process event status information relative to plural events occurring in the respective channel during a data communication process relative to an associated said network channel, whereby said one or more data processing

systems may retrieve status information relative to plural process events occurring in said internal channel during a single operation relative to said bus.

48. A device in accordance with claim 43, wherein said synchronous section processes communication data relative to each said internal channel which is currently actively engaged in a communication process in bit parallel byte groups and said asynchronous section and internal memory means are adapted for handling said communication data in plural byte word groups relative to the same internal channel, wherein said time slots in said synchronous section recur cyclically in frames of plural time slots assignable to said internal channels, and wherein said internal memory means comprises:

a time swap RAM (TSR) storage array dedicated to the synchronous section, said TSR array containing spaces associated with individual said time slots in each said frame of plural slots, said spaces being used to store information defining instantaneous processing states of circuits in the synchronous section relative to the internal channel to which the associated time slot is assigned, said information including configuration control information defining the current configuration of the respective internal channel and process event status information representing occurrences of predetermined process events in the respective channel;

a first in first out RAM (FIFOR) storage array connected to circuits in both said synchronous and asynchronous sections, said FIFOR array containing spaces associated with the individual slots in each said frame of slots in said synchronous section for storing a word group of data bytes relative to each associated slot, said data bytes stored in said spaces representing communication data in transit between the synchronous and asynchronous sections, said FIFOR array also containing spaces associated with each of said frame slots for storing control information indicating the order of transfer of individual bytes in each said word group relative to the synchronous section; and

a DMA control RAM (DMAR) storage array reserved to the asynchronous section for storing information defining operations of said DMAC means relative to said internal channels and said one or more external memories.

49. A device according to claim 48, having a discrete network interface in said synchronous section for transferring signals relative to said data communication network, said device transferring communication data bidirectionally at said network interface between internal channels of said device and communication channels of said network, said data being transferred relative to individual internal channels of said device and associated data communication channels in said network in synchronism with said time slots assigned to respective said internal channels in said synchronous section, and wherein said synchronous section comprises:

a first plurality of logic circuits connected between said network interface of the device and said FIFOR array, said first plurality of logic circuits having plural separately controlled circuit stages connected in tandem between said network interface and said FIFOR array, said stages forming a plural stage receive processing pipeline relative to data received from said network at said network interface relative to active said internal channels;

said received data being handled successively through successive stages in said first plurality of circuits, from said network interface to said FIFOR array, said data being handled in each said stage in synchronism with occurrences of frame time slots assigned to respective internal channels, said data being processed in each of said stages, said data being written from a last of said stages into spaces in said FIFOR array dedicated to respective frame time slots, each stage in said receive pipeline being able to process a byte of data at a time in each said frame time slot relative to a respective said internal channel, whereby during any one time slot associated with an active internal channel all of the stages in said pipeline may be simultaneously processing plural data bytes in transit relative to said internal channel, from said network interface to the space in FIFOR assigned to that channel; and

a second plurality of logic circuits connected between said network interface and said FIFOR array, said second plurality of circuits having plural separately controlled circuit stages connected in tandem between said network interface and said FIFOR array, said plural stages of said second plurality of circuits forming a plural stage transmit processing pipeline relative to transmit data in transit through said internal channels, said transmit data being read from spaces in said FIFOR array assigned to respective internal channels, handled through successive stages in said second plurality of circuits, selectively processed in each said stage, said data being handled in each said stage in synchronism with occurrences of frame time slots assigned to respective internal channels, said data being selectively processed in each stage for transmittal relative to respective network channels at said network interface, each stage in said transmit pipeline being able to process a byte of data at a time, in each said frame time slot, relative to a respective said internal channel, whereby during any one time slot associated with an active internal channel all of the stages in said transmit pipeline may be simultaneously processing plural data bytes in transit relative to said one internal channel, from the respective spaces in FIFOR to said network interface;

each of said circuit stages in said receive and transmit pipelines being connected to said TSR array for exchanging signals representing instantaneous process states of respective stages with said TSR array relative to internal channels associated with said slots;

said process state signals including signals representing states of communication data instantaneously being handled in each stage at times of transition between successive said time slots, and said TSR array having sufficient space reserved to each slot for storing the maximum number of data bits which can be instantaneously handled in all of said stages relative to the internal channel associated with the respective slot.

50. Device according to claim 49 wherein:

said network interface is adapted during any slot to transfer a variable number of data bits in a bit serial burst of x bits, where x can range from 0 to 8; and

each circuit stage in each said pipeline is capable of processing at least 8 bits of data at a time relative to each slot;

whereby during any slot up to 3 bytes of data may be in each pipeline en route between said FIFOR array and the network interface and undergoing processing relative thereto;

said pipelines performing layer 2 processing tasks relative to channels configured to handle data under HDLC protocols, said tasks including inserting frame delimiting and CRC check symbols in transmit data during its transit through the transmit pipeline and stripping frame delimiting symbols and conducting CRC checking on receive data during its transit through the receive pipeline.

51. Device according to claim 50 wherein:

said bit transfers at said network interface during each slot are conducted during a short duration window occupying a fraction of the slot period.

52. Device according to claim 51 wherein:

said bit transfers at said network interface relative to full duplex channels are conducted concurrently in time overlap during the respective window.

53. In a data processing system containing a host processor and addressable system memory connected by a bus, said bus being connectable to plural devices and subject to control by said host processor and said devices for transferring information between said host processor, said system memory and said devices, a subsystem representing one of said plural devices, said subsystem having plural internal channels for managing the flow of data between said system memory and a plurality of peripheral devices, said subsystem including a plurality of circuits for performing various operations relative to said internal channels, said plurality of circuits including a DMA control circuit for directing data transfer operations relative to said system memory via said bus, said subsystem comprising:

bus control circuit means connected between said subsystem DMA control circuit and said bus for competitively controlling access to said bus and cooperating with said DMA control circuit, when access to said bus is so controlled, for accessing said system memory in a direct access mode;

said DMA control circuit operating relative to said bus control circuit means to supply address signals to said bus control circuit means representing addresses in said system memory;

a local random access memory (RAM) having portions of its addressable storage capacity assigned to said internal channels for storing data in transit between said system memory and said peripheral devices via said internal channels and said bus, said local RAM having other portions of its said capacity assigned relative to said internal channels for storing processing state control information defining instantaneous processing states of said subsystem relative to said internal channels; and

means coupling said DMA control circuit to said local RAM for enabling said DMA control circuit to operate in an asynchronous manner relative to said internal channels and said peripheral devices while transferring data relative to said internal channels, between storage spaces assigned to said internal channels in both said local RAM and said system memory.

54. A susbsystem in accordance with claim 53 comprising:

slave I/O circuit means coupled between said bus and said local RAM for providing a path of access from said host processor to said local RAM, when said host processor has control of said bus, for enabling said host processor to write control information into said local RAM relative to individual said internal channels, thereby enabling said host processor to dynamically program initial states of said subsystem relative to respective said internal channels, while said bus control circuit means and said DMA control circuit are directing transfers of data between said local RAM and said system memory relative to other said internal channels.