Pipeline bus having registers and selector for real-time video signal processing
First Claim
Patent Images
1. A video signal pipeline bus, comprising:
- a backplane having a plurality of slots for receiving functional modules;
a bus line mounted on said backplane and interconnecting said slots;
a plurality of registers and a plurality of selectors connected to said bus line and mounted on said backplane, with one selector and one register being connected between adjacent slots on the bus line, each of said selectors receiving one input from the associated functional module and one input from the immediately preceding register and producing an output which is the input to the next register.
1 Assignment
0 Petitions
Accused Products
Abstract
A pipeline bus having a plurality of slots in a backplane for receiving functional modules. A bus line is connected between the slots. A register and a selector are provided between each two adjacent slots. An image signal and a sync signal are transmitted from upper to lower slots in synchronism with the clock signal. The selectors output a signal either from the register or from the associated functional module to the register which is downstream.
17 Citations
1 Claim
-
1. A video signal pipeline bus, comprising:
-
a backplane having a plurality of slots for receiving functional modules; a bus line mounted on said backplane and interconnecting said slots; a plurality of registers and a plurality of selectors connected to said bus line and mounted on said backplane, with one selector and one register being connected between adjacent slots on the bus line, each of said selectors receiving one input from the associated functional module and one input from the immediately preceding register and producing an output which is the input to the next register.
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeImagica Corp. (Imagica Group, Inc.)
-
Original AssigneeImagica Corp. (Imagica Group, Inc.)
-
InventorsYamashita, Shinichi
-
Primary Examiner(s)Groody, James J.
-
Assistant Examiner(s)Metjahic, Safet
-
Application NumberUS07/555,642Time in Patent Office708 DaysField of Search358/160, 358/181, 358/183, 358/22, 358/148, 361/393, 361/392, 361/415, 364/254.4, 364/957.2, 364/245, 364/245.3, 364/929.5, 364/935.48, 364/970.5, 395/775US Class Current348/571CPC Class CodesH04N 5/14 Picture signal circuitry fo...
