Switching mode power supplies with controlled synchronization

• US 5,130,561 A
• Filed: 08/29/1990
• Issued: 07/14/1992
• Est. Priority Date: 08/29/1990
• Status: Expired due to Term

• Current Assignee: Alcatel Network Systems India Limited (Nokia Corporation)
• Original Assignee: Alcatel Network Systems India Limited (Nokia Corporation)
• Inventors: Marusik, C. Lee, Elliott, Brent A., Johnson, Edward D.
• Primary Examiner(s): Stephan, Steven L.
• Assistant Examiner(s): Davidson, Ben
• Application Number:
  US07/574,974
• Time in Patent Office: 685 Days
• Field of Search: 323/272, 323/282, 323/284, 307/11, 307/31, 363/56, 363/71, 363/72
• US Class Current: 307/31
• CPC Class Codes: H02M 1/008 Plural converter units for generating at two or more independent and non-parallel outputs, e.g. systems with plural point of load switching regulators
• CPC Class Codes: H02M 1/14 Arrangements for reducing ripples from dc input or output
• CPC Class Codes: H02M 3/285 Single converters with a plurality of output stages connected in parallel parallel operation of a plurality of converters in dc distribution networks H02J1/10

Abstract

Two pulse-width modulated power supplies are synchronized to operate at 180° of phase shift to reduce the peak amplitude of the instantaneous current drawn from the DC input bus. The circuit includes means for disabling the synchronization upon detection of an undervoltage fault condition on the output of either supply. This feature allows frequency programming techniques to be used to provide foldback current limiting for either supply without affecting the operation of the other supply.

Claims

1. Power supply apparatus comprising:

a) a first, fixed-frequency, pulse width modulated DC power supply including (i) a first power switch, and (ii) circuit first means for controlling on-time, and thus duty cycle, of said first power switch so as to maintain voltage regulation of the output of said first power supply, the maximum allowable duty cycle of said first switch being 50 percent;

b) a second, fixed-frequency, pulse width modulated DC power supply including (i) a second power switch, and (ii) circuit second means for controlling on-time, and thus duty cycle, of said second power switch so as to maintain voltage regulation of the output of said second power supply, the maximum allowable duty cycle of said second switch being 50 percent; and

,

c) circuit third means, connected to said first and second supplies, for (i) causing synchronization of said first and second supplies in such a way that any overlap of the on-times of the first and second power switches is prevented during synchronization for all allowable values of the two duty cycles, and (ii) automatically disabling the synchronization of said first and second supplies in response to an output undervoltage condition of at least one of the first and second supplies;

d) the on-times of said first and second switches, and thus the duty cycles thereof, being capable of being unequal to one another during synchronization.

2. Apparatus as defined in claim 1 wherein the automatic disabling of synchronization occurs in response to an output undervoltage condition of the first supply, and also occurs in response to an output undervoltage condition of the second supply.

3. Apparatus as defined in claim 2 wherein said automatic disabling of synchronization is deactivated when no undervoltage condition remains, so that the synchronization is reinstated.

4. Apparatus as defined in claim 3 wherein said circuit first means includes a first clock, and said circuit second means includes a second clock.

5. Apparatus as defined in claim 4 wherein the on-time of the first power switch is less than or equal to the period of the first clock and wherein the on-time of the second power switch is less than or equal to the period of the second clock.

6. Apparatus as defined in claim 5 wherein, when synchronization is enabled, the periods of the first and second clocks are the same, and the beginning of the on-time of the first power switch is separated in time from the beginning of the on-time of the second power switch by the period of the first clock.

7. Apparatus as defined in claim 6 wherein, the power supply apparatus includes a single unregulated DC source which contributes to both the first supply output and the second supply output.

8. Apparatus as defined in claim 4 wherein, when synchronization is enabled, the periods of the first and second clocks are the same, and the beginning of the on-time of the first power switch is separated in time from the beginning of the on-time of the second power switch by the period of the first clock.

9. Power supply apparatus comprising:

a) a first, fixed-frequency, pulse width modulated DC power supply including (i) a first power switch, and (ii) circuit first means for controlling on-time, and thus duty cycle, of said first power switch so as to maintain voltage regulation of the output of said first power supply, the maximum allowable duty cycle of said first switch being 50 percent, said circuit first means including (I) a master clock means for outputting a master timing signal having a master period and (II) a master divide-by-two circuit for outputting a divided master timing signal whose period is twice the master period;

b) a second, fixed-frequency, pulse width modulated DC power supply including (i) a second power switch, and (ii) circuit second means for controlling on-time, and thus duty cycle, of said second power switch so as to maintain voltage regulation of the output of said second power supply, the maximum allowable duty cycle of said second switch being 50 percent, said circuit second means including (I) a slave clock means for outputting a slave timing signal having a slave period and (II) a slave divide-by-two circuit for outputting a divided slave timing signal whose period is twice the slave period;

c) circuit third means, connected to the master clock means and the master and slave divide-by-two circuits, for causing synchronization pulses, of a period equal to the master period, to be delivered to the slave clock means such that the slave period becomes equal to the master period, and for causing the slave divide-by-two circuit to be reset so that the divided master and divided slave timing signals are 180°

out of phase, and so that the beginning of the first power switch on-time is 180°

out of phase with the beginning of the second power switch on-time whereby overlapping of power switch on-times is prevented during synchronization for all allowable values of the two duty cycles; and

d) circuit fourth means, connected to said first and second supplies, and to said third means, for automatically disabling, when an undervoltage condition is detected on the output of either the first or second supplies, (i) the synchronization pulses to the slave clock means and (ii) the resetting of the slave divide-by-two circuit;

e) the on-times of said first and second switches, and thus the duty cycles thereof, being capable of being unequal to one another during synchronization.

10. Power supply apparatus comprising:

a) a first, fixed-frequency, pulse width modulated power supply including (i) a first power switch, and (ii) circuit first means for controlling on-time, and thus duty cycle, of said first power switch so as to maintain voltage regulation of the output of said first power supply, the maximum allowable duty cycle of said first switch being 50 percent, said circuit first means including (I) a master clock means for outputting a master timing signal having a master period and (II) a master divide-by-two circuit for outputting a divided master timing signal whose period is twice the master period;

b) a second, fixed-frequency, pulse width modulated power supply including (i) a second power switch, and (ii) circuit second means for controlling on-time, and thus duty cycle, of said second power switch so as to maintain voltage regulation of the output of said second power supply, the maximum allowable duty cycle of said second switch being 50 percent, said circuit second means including (I) a slave clock means for outputting a slave timing signal having a slave period and (II) a slave divide-by-two circuit for outputting a divided slave timing signal whose period is twice the slave period;

c) circuit third means, connected to the master clock means and the master and slave divide-by-two circuits, for causing synchronization pulses, of a period equal to the master period, to be delivered to the slave clock means such that the slave period becomes equal to the master period, and for causing the slave divide-by-two circuit to be reset so that the divided master and divided slave timing signals are 180°

out of phase, and so that the beginning of the first power switch on-time is 180°

out of phase with the beginning of the second power switch on-time; and

d) circuit fourth means, connected to said first and second supplies, and to said third means, for automatically disabling, when an undervoltage condition is detected on the output of either the first or second supplies, (i) the synchronization pulses to the slave clock means and (ii) the resetting of the slave divide-by-two circuit;

e) the on-times of said first and second switches being capable of being different from one another during synchronization;

the circuit third and fourth means comprising;

first and second AND gates;

first and second inverters;

first and second undervoltage detectors;

a logic OR circuit comprising two suitably interconnected transistors; and

a diode;

said first AND gate connected to the outputs of the master divide-by-two circuit and the slave divide-by-two circuit;

said first inverter connected to the output of the master clock means;

said diode connected to the output of the first inverter;

said second inverter connected to the output of the diode;

said second AND gate connected to the outputs of the first AND gate and the second inverter;

said second AND gate having output connected to reset the slave divide-by-two circuit;

the diode having output connected for effecting said synchronization pulses;

said first and second undervoltage detectors having inputs connected to the outputs of said first and second supplies, respectively;

said logic OR circuit connected to the outputs of the first and second undervoltage detectors and for outputting, to the junction of the diode and the second inverter, whenever either or both of the first and second undervoltage detectors detects a low voltage condition on its input, a signal preventing both the synchronization of the clocks and the resetting of the slave divide-by-two circuit.

11. A method of operating first and second pulse width modulated power supplies having, respectively, (i) first and second clocks, (ii) first and second power switches each capable of on and off states, and (iii) first and second DC outputs, said method comprising:

a) synchronizing the first and second clocks such that turn-on transitions of said first power switch are at the same frequency as, but phase shifted 180°

relative to, turn-on transitions of the second power switch, the duration of the on state of the first power switch being capable, during synchronization, of being unequal to the duration of the on state of the second power switch, and the on states of the first and second power switches being prevented from any overlapping of one another during synchronization; and

b) disabling the synchronization when at least one of the first and the second DC outputs is overloaded.

12. The method as defined in claim 11 and including reinstating the synchronization when both DC outputs are no longer overloaded.

13. Apparatus comprising:

first and second pulse width modulated power supplies having, respectively, (i) first and second clocks, (ii) first and second power switches each capable of on and off states, and (iii) first and second DC outputs; and

circuit means for (a) synchronizing the first and second clocks such that turn-on transitions of said first power switch are at the same frequency as, but phase shifted 180°

relative to, turn-on transitions of the second power switch, the duration of the on state of the first power switch being capable, during synchronization, of being unequal to the duration of the on state of the second power switch, and the on states of the first and second power switches being prevented from any overlapping of one another during synchronization, and (b) automatically disabling the synchronization when at least one of the first and the second DC outputs is overloaded.

14. Apparatus as defined in claim 13 wherein said circuit means automatically reinstates the synchronization when both DC outputs are no longer overloaded.