Synchronized fault tolerant clocks for multiprocessor systems
First Claim
1. A fault-tolerant synchronization system for TOD clocks in a multiprocessor complex comprising:
- at least a pair of time of day (TOD) clock sources, each of said clock sources including;
means for generating an internal clock signal having a nominal frequency,TOD register/counter means for holding a data value and being responsive to said internal clock signal for incrementing the data value held thereby at a rate determined by said internal clock signal and including frequency divider means responsive to the internal clock signal for providing a periodic reference signal having a selected period, wherein the data value held by said register/counter represents a TOD clock value,means coupled to said register/counter means for transmitting said reference signal to the other of said TOD clock sources,means for receiving said reference signal from said other of said clock sources, andmeans, responsive to said received reference signal for synchronization said clock source to the other of said clock sources, to within a predetermined skew, wherein the period of said reference signal is selected to be greater than said predetermined skew.
0 Assignments
0 Petitions
Accused Products
Abstract
A system for providing fault-tolerant synchronized operation of the Time of Day (TOD) clocks of the respective data processors in a multiprocessor complex. Basically, the system is comprised of a duplex implementation having redundant TOD clock sources, and a plurality of TOD slaves which provide the TOD clocks in the associated processors. A register/counter in each TOD clock source is incremented by a high frequency signal to achieve the required TOD value resolution, and the latter signal is divided down to provide a lower reference frequency signal for synchronization of the clock sources. Each TOD slave includes terminals for receiving a pair of reference frequency signals and for trouble-free switching between the signals, as required. Alternatively, a quad implementation of clock sources which is substantially free of single points of failure of the synchronization mechanism is described. Frequency steering of the clock sources provides increased accuracy and conformity to real time when desired.
144 Citations
21 Claims
-
1. A fault-tolerant synchronization system for TOD clocks in a multiprocessor complex comprising:
-
at least a pair of time of day (TOD) clock sources, each of said clock sources including; means for generating an internal clock signal having a nominal frequency, TOD register/counter means for holding a data value and being responsive to said internal clock signal for incrementing the data value held thereby at a rate determined by said internal clock signal and including frequency divider means responsive to the internal clock signal for providing a periodic reference signal having a selected period, wherein the data value held by said register/counter represents a TOD clock value, means coupled to said register/counter means for transmitting said reference signal to the other of said TOD clock sources, means for receiving said reference signal from said other of said clock sources, and means, responsive to said received reference signal for synchronization said clock source to the other of said clock sources, to within a predetermined skew, wherein the period of said reference signal is selected to be greater than said predetermined skew. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A clock signal synchronization system including frequency steering means comprising:
-
precise time reference means, for producing a precise oscillatory signal, first and second clock signal generating means for generating respective first and second clock signals, said first and second clock signal generating means including means coupled to said second and first clock signal generating means, respectively, for changing the respective first and second clock signals in phase in response to respective changes in phase of the respective second and first clock signals to maintain mutual phase coherence between the respective first and second clock signals provided thereby, and clock signal adjusting means, coupled to said precise oscillatory signal and to one of said first and second clock signal generating means, for adjusting the clock signal provided thereby to be in substantial phase coherence with said precise oscillatory signal, using a magnitude limited control signal, without disturbing the phase coherence between said first and second clock signals. - View Dependent Claims (10)
-
-
11. A fault-tolerant synchronization system for time of day (TOD) clocks in a multiprocessor complex comprising:
-
first and second pairs of TOD clock sources disposed in a quad configuration which is substantially immune to all single point failures, each of said TOD clock sources including, means disposed in a phase-locked loop for generating an internal clock signal having a predetermined frequency, TOD register/counter means for holding a data value and being responsive to said internal clock signal for incrementing the data value held thereby at a rate determined by said internal clock signal and including frequency divider means responsive to the internal clock signal for providing a periodic reference signal having a selected period, wherein said data value held by said register/counter represents a TOD clock value, means coupled to said register/counter means for transmitting said reference signal to each of the other three TOD clock sources, and means for receiving reference signals respectively from said other three clock sources, means for applying the received reference signals to said generating means whereby the respective phases of said received reference signals are compared with the phase of said transmitted reference signal to generate three respective phase difference signals, voting means for selecting one of the three phase difference signals, and means for applying said selected phase difference signal to said generating means to bring said transmitted reference signal substantially into alignment with said transmitted reference signal. - View Dependent Claims (12, 13)
-
-
14. A fault-tolerant synchronization system for TOD clocks in a multiprocessor complex comprising:
-
at least a pair of time of day (TOD) clock sources, each of said clock sources including; means for generating an internal clock signal having a nominal frequency, TOD register/counter means for holding a data value and being responsive to said internal clock signal for incrementing the data value held thereby at a rate determined by said internal clock signal and including frequency divider means responsive to the internal clock signal for providing a periodic reference signal having a selected period, wherein the data value held by said register/counter represents a TOD clock value, means for generating a syncpoint signal indicating an instant in time at which a synchronization event is to occur, means coupled to said register/counter means for transmitting said reference signal, said syncpoint signal and a value representing the TOD clock value to the other of said TOD clock sources, means for receiving said reference signal from said other of said clock sources, and means, responsive to said received reference signal for synchronizing said clock source to the other of said clock sources, to within a predetermined skew, wherein the period of said reference signal is selected to be greater than said predetermined skew. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
-
21. Apparatus for synchronizing two TOD clocks of predetermined clock resolution when the maximum skew between said TOD clocks is greater than said clock resolution, comprising:
-
means responsive to one of said TOD clocks for generating a periodic reference signal synchronized with said one TOD clock, said reference signal having a period greater than said maximum skew; means for transmitting said reference signal from said one TOD clock to the other of said TOD clocks; and means at said other TOD clock for receiving said reference signal and for phase locking said other TOD clock to said reference signal, whereby said two TOD clocks are synchronized with each other but offset from each other by said skew.
-
Specification